# MC6809 – MC6809E Microprocessor Programming Manual





5473 ZG Heeswijk-Dinther - Holland - P.B. 25 - Meerstraat 7 - Telefoon 04139-2901\* - Telex 74810

M6809PM (AD)

## MC6809-MC6809E 8-BIT MICROPROCESSOR PROGRAMMING MANUAL

Original Issue: March 1, 1981

© MOTOROLA INC., 1981



## TABLE OF CONTENTS

Paragraph No.

Title

Page No.

## SECTION 1 GENERAL DESCRIPTION

1.1	Introduction1-	
1.2	Features1-	1
1.3	Software Features1-2	2
1.4	Programming Model1-	3
1.5	Index Registers (X, Y)1-	3
1.6	Stack Pointer Registers (U, S)1-	3
1.7	Program Counter (PC)1-4	4
1.8	Accumulator Registers (A, B, D)1-4	
1.9	Direct Page Register (DP)1-4	4
1.10	Condition Code Register (CC)1-4	4
1.10.1	Condition Code Bits1-	
1.10.1.1	Half Carry (H), Bit 51-	5
1.10.1.2	Negative (N), Bit 31-	5
1.10.1.3	Zero (Z), Bit 21-	
1.10.1.4	Overflow (V), Bit 11-	5
1.10.1.5	Carry (C), Bit 01-	
1.10.2	Interrupt Mask Bits and Stacking Indicator1-	
1.10.2.1	Fast Interrupt Request Mask (F), Bit 61-	
1.10.2.2	Interrupt Request Mask (I), Bit 41-	
1.10.2.3	Entire Flag (E), Bit 71-	6
1.11	Pin Assignments and Signal Description1-	6
1.11.1	MC6809 Clocks1-	6
1.11.1.1	Oscillator (EXTAL, XTAL)1-	
1.11.1.2	Enable (E)1-	
1.11.1.3	Quadrature (Q)1-	
1.11.2	MC6809E Clocks (E and Q)1-	
1.11.3	Three State Control (TSC) (MC6809E)1-	
1.11.4	Last Instruction Cycle (LIC) (MC6809E)1-	7
1.11.5	Address Bus (A0-A15)1-	
1.11.6	Data Bus (D0-D7)1-	7
1.11.7	Read/Write (R/W)1-	8
1.11.8	Processor State Indicators (BA, BS)1-	
1.11.8.1	Normal1-	
1.11.8.2	Interrupt or Reset Acknowledge1-	
1.11.8.3	Sync Acknowledge1-	8

#### Paragraph No.

#### Title

Page No.

1.11.8.4	Halt/Bus Grant	1-8
1.11.9	Reset (RESET)	
1.11.10	Interrupts	1-9
1.11.10.1	Non-Maskable Interrupt (NMI)	1-9
1.11.10.2	Fast Interrupt Request (FIRQ)	1-9
1.11.10.3	Interrupt Request (IRQ)	
1.11.11	Memory Ready (MRDY) (MC6809)	1-9
1.11.12	Advanced Valid Memory Address (AVMA) (MC6809E)	1-10
1.11.13	Halt (HALT)	1-10
1.11.14	Direct Memory Access/Bus Request (DMA/BREQ) (MC6809)	1-10
1.11.15	Busy (MC6809E)	1-10
1.11.16	Power	1-11

## SECTION 2 ADDRESSING MODES

2.1	Introduction	2-1
2.2	Addressing Modes	2-1
2.2.1	Inherent	
2.2.2	Immediate	2-1
2.2.3	Extended	2-2
2.2.4	Direct	2-2
2.2.5	Indexed	2-2
2.2.5.1	Constant Offset from Register	2-2
2.2.5.2	Accumulator Offset from Register	2-3
2.2.5.3	Autoincrement/Decrement from Register	
2.2.5.4	Indirection	2-4
2.2.5.5	Extended Indirect	
2.2.5.6	Program Counter Relative	2-4
2.2.6	Branch Relative	2-4

## SECTION 3 INTERRUPT CAPABILITIES

3.1	Introduction	
3.2	Non-Maskable Interrupt (NMI)	3-1
3.3	Fast Maskable Interrupt Request (FIRQ)	
3.4	Normal Maskable Interrupt Request (IRQ)	
3.5	Software Interrupts (SWI, SWI2, SWI3)	

## TABLE OF CONTENTS (CONCLUDED)

Title

Page No.

## SECTION 4 PROGRAMMING

4.1	Introduction	4-1
4.1.1	Position-Independence	4-1
4.1.2	Modular Programming	4-1
4.1.2.1	Local Storage	4-1
4.1.2.2	Global Storage	4-2
4.1.3	Reentrancy/Recursion	4-2
4.2	M6809 Capabilities	4-2
4.2.1	Module Construction	4-2
4.2.1.1	Parameters	4-3
4.2.1.2	Local Storage	4-3
4.2.1.3	Global Storage	4-3
4.2.2	Position-Independent Code	4-4
4.2.3	Reentrant Programs	4-5
4.2.4	Recursive Programs	4-5
4.2.5	Loops	4-5
4.2.6	Stack Programming	4-6
4.2.6.1	M6809 Stacking Operations	4-6
4.2.6.2	Subroutine Linkage	4-7
4.2.6.3	Software Stacks	4-8
4.2.7	Real Time Programming	4-8
4.2.7	Program Documentation	4-8
4.4	Instruction Set	4-9
<b>T</b> 1 <b>T</b>		8 B

## APPENDIX A INSTRUCTION SET DETAILS

A.1	IntroductionA-1
A.2	NotationA-1
	Instructions (listed in alphabetical order)A-3

## APPENDIX B ASSIST09 MONITOR PROGRAM

B.1	General Description	B-1
B.2	Implementation Requirements	B-1
B.3	Interrupt Control	B-2
B.4	Initialization	B-3

Pai	ragi	rap	h	No.

#### Title

Page No.

B.5	Input/Output ControlB-4
B.6	Command FormatB-4
B.7	Command ListB-5
B.8	CommandsB-5
	Breakpoint
	CallB-6
	DisplayB-7
	EncodeB-7
	GoB-8
	LoadB-8
	MemoryB-9
	NullB-10
	OffsetB-10
	PunchB-11
	RegisterB-11
	Stlevel
	TraceB-12
	VerifyB-13
	WindowB-13
B.9	ServicesB-14
	BKPTB-15
	INCHPB-15
	MONITRB-16
	OUTCHB-17
	OUT2HSB-17
	OUT4HSB-18
	PAUSEB-18
	PCRLFB-19
	PDATA
	PDATA1B-20
	SPACE
	VTRSW
B.10	Vector Swap ServiceB-22
	ACIAB-23
	AVTBLB-23
	.BSDTAB-24
	.BSOFFB-24
	.BSON
	.CIDTA
	.CIOFF
	.CION
	.CMDL1
	.CMDL2
	.UNID L2

Paragraph No.

Title

Page No.

.CODTA	B-28
.COOFF	B-29
COON	B-29
ECHO	B-30
FIRQ	
HSDATA	
.IRQ	
NMI	
.PAD	B-32
.PAUSE	B-33
.PTM	
.RESET	
RSVD	
.SWI	B-35
SWI2	
.SWI3	
Monitor Listing	

B.11

## APPENDIX C MACHINE CODE TO INSTRUCTION CROSS REFERENCE

## APPENDIX D PROGRAMMING AID

D.1 Introduction	D-	1
------------------	----	---

## APPENDIX E ASCII CHARACTER SET

E.1	Introduction	E-1
E.2	Character Representation and Code Identification	E-1
E.3	Control Characters	E-2
E.4	Graphic Characters	E-2

Paragraph No.

Title

Page No.

## APPENDIX F OPCODE MAP

F.1	IntroductionF-1
F.2	Opcode MapF-1

## APPENDIX G PIN ASSIGNMENTS

G.1	Introduction	G-1	1
-----	--------------	-----	---

## APPENDIX H CONVERSION TABLES


H.1	Introduction	H-1
H.2	Powers of 2; Powers of 16	H-1
H.3	Hexadecimal and Decimal Conversion	H-2
H.3.1	Converting Hexadecimal to Decimal	H-2
H.3.2	Converting Decimal to Hexadecimal	H-2

## LIST OF ILLUSTRATIONS

#### Page No. Title Figure No. Programming Model.....1-3 1-1 1-2 Condition Code Register .....1-4 Processor Pin Assignments......1-6 1-3 Postbyte Usage for EXG/TFR, PSH/PUL Instructions ......2-2 2-1 Interrupt Processing Flowchart......3-5 3-1 4-1 Memory Map ......B-2 B-1 ASCII Character Set E-1 Pin Assignments......G-1 G-1

## LIST OF TABLES

Table No.	Title	Page No.
1-1	BA/BS Signal Encoding	1-8
2-1	Postbyte Usage for Indexed Addressing Modes	2-3
3-1	Interrupt Vector Locations	3-1
4-1 4-2 4-3 4-4 4-5 4-6	Instruction Set 8-Bit Accumulator and Memory Instructions 16-Bit Accumulator and Memory Instructions Index/Stack Pointer Instructions Branch Instructions Miscellaneous Instructions	4-11 4-12 4-12 4-13
A-1 A-2	Operation Notation Register Notation	
B-1 B-2 B-3	Command List Services Vector Table Entries	B-14
C-1	Machine Code to Instruction Cross Reference	C-2
D-1	Programming Aid	D-1
E-1 E-2	Control Characters Graphic Characters	E-2 E-3
F-1 F-2	Opcode Map Indexed Addressing Mode Data	F-2 F-3
H-1 H-2	Powers of 2; Powers of 16 Hexadecimal and Decimal Conversion Chart	



## SECTION 1 GENERAL DESCRIPTION

#### **1.1 INTRODUCTION**

This section contains a general description of the Motorola MC6809 and MC6809E Microprocessor Units (MPU). Pin assignments and a brief description of each input/output signal are also given. The term MPU, processor, or M6809 will be used throughout this manual to refer to both the MC6809 and MC6809E processors. When a topic relates to only one of the processors, that specific designator (MC6809 or MC6809E) will be used.

#### **1.2 FEATURES**

The MC6809 and MC6809E microprocessors are greatly enhanced, upward compatible, computationally faster extensions of the MC6800 microprocessor.

Enhancements such as additional registers (a Y index register, a U stack pointer, and a direct page register) and instructions (such as MUL) simplify software design. Improved addressing modes have also been implemented.

Upward compatibility is guaranteed as MC6800 assembly language programs may be assembled using the Motorola MC6809 Macro Assembler. This code, while not as compact as native M6809 code, is, in most cases, 100% functional.

Both address and data are available from the processor earlier in an instruction cycle than from the MC6800 which simplifies hardware design. Two clock signals, E (the MC6800  $\phi$ 2) and a new quadrature clock Q (which leads E by one-quarter cycle) also simplify hardware design.

A memory ready (MRDY) input is provided on the MC6809 for working with slow memories. This input stretches both the processor internal cycle and direct memory access bus cycle times but allows internal operations to continue at full speed. A direct memory access request (DMA/BREQ) input is provided for immediate memory access or dynamic memory refresh operations; this input halts the internal MC6809 clocks. Because the processor's registers are dynamic, an internal counter periodically recovers the bus from direct memory access operations and performs a true processor refresh cycle to allow unlimited length direct memory access operation. An interrupt acknowledge signal is available to allow development of vectoring by interrupt device hardware or detection of operating system calls.

Three prioritized, vectored, hardware interrupt levels are available: non-maskable, fast, and normal. The highest and lowest priority interrupts, non-maskable and interrupt request respectively, are the normal interrupts used in the M6800 family. A new interrupt on this processor is the fast interrupt request which provides faster service to its interrupt input by only stacking the program counter and condition code register and then servicing the interrupt.

Modern programming techniques such as position-independent, system independent, and reentrant programming are readily supported by these processors.

A Memory Management Unit (MMU), the MC6829, allows a M6809 based system to address a two megabyte memory space. Note: An arbitrary number of tasks may be supported — slower — with software.

This advanced family of processors is compatible with all M6800 peripheral parts.

#### **1.3 SOFTWARE FEATURES**

Some of the software features of these processors are itemized in the following paragraphs. Programs developed for the MC6800 can be easily converted for use with the MC6809 or MC6809E by running the source code through a M6809 Macro Assembler or any one of the many cross assemblers that are available.

The addressing modes of any microprocessor provide it with the capability to efficiently address memory to obtain data and instructions. The MC6809 and MC6809E have a versatile set of addressing modes which allow them to function using modern programming techniques.

The addressing modes and instructions of the MC6809 and MC6809E are upward compatible with the MC6800. The old addressing modes have been retained and many new ones have been added.

A direct page register has been added which allows a 256 byte "direct" page anywhere in the 64K logical address space. The direct page register is used to hold the most-significant byte of the address used in direct addressing and decrease the time required for address calculation.

Branch relative addressing to anywhere in the memory map (-32768 to +32767) is available.

Program counter relative addressing is also available for data access as well as branch instructions.

The indexed addressing modes have been expanded to include:

0-, 5-, 8-, 16-bit constant offsets,

8- or 16-bit accumulator offsets,

autoincrement/decrement (stack operation).

In addition, most indexed addressing modes may have an additional level of indirection added.

Any or all registers may be pushed on to or pulled from either stack with a single instruction.

A multiply instruction is included which multiplies unsigned binary numbers in accumulators A and B and places the unsigned result in the 16-bit accumulator D. This unsigned multiply instruction also allows signed or unsigned multiple precision multiplication.

#### 1.4 PROGRAMMING MODEL

The programming model (Figure 1-1) for these processors contains five 16-bit and four 8-bit registers that are available to the programmer.




Figure 1-1. Programming Model

#### 1.5 INDEX REGISTERS (X, Y)

The index registers are used during the indexed addressing modes. The address information in an index register is used in the calculation of an effective address. This address may be used to point directly to data or may be modified by an optional constant or register offset to produce the effective address.

#### 1.6 STACK POINTER REGISTERS (U, S)

Two stack pointer registers are available in these processors. They are: a user stack pointer register (U) controlled exclusively by the programmer, and a hardware stack pointer register (S) which is used automatically by the processor during subroutine calls

and interrupts, but may also be used by the programmer. Both stack pointers always point to the top of the stack.

These registers have the same indexed addressing mode capabilities as the index registers, and also support push and pull instructions. All four indexable registers (X, Y, U, S) are referred to as pointer registers.

#### 1.7 PROGRAM COUNTER (PC)

The program counter register is used by these processors to store the address of the next instruction to be executed. It may also be used as an index register in certain addressing modes.

#### 1.8 ACCUMULATOR REGISTERS (A, B, D)

The accumulator registers (A, B) are general-purpose 8-bit registers used for arithmetic calculations and data manipulation.


Certain instructions concatenate these registers into one 16-bit accumulator with register A positioned as the most-significant byte. When concatenated, this register is referred to as accumulator D.

#### 1.9 DIRECT PAGE REGISTER (DP)

This 8-bit register contains the most-significant byte of the address to be used in the direct addressing mode. The contents of this register are concatenated with the byte following the direct addressing mode operation code to form the 16-bit effective address. The direct page register contents appear as bits A15 through A8 of the address. This register is automatically cleared by a hardware reset to ensure M6800 compatibility.

#### 1.10 CONDITION CODE REGISTER (CC)

The condition code register contains the condition codes and the interrupt masks as shown in Figure 1-2.





**1.10.1 CONDITION CODE BITS.** Five bits in the condition code register are used to indicate the results of instructions that manipulate data. They are: half carry (H), negative (N), zero (Z), overflow (V), and carry (C). The effect each instruction has on these bits is given in the detail information for each instruction (see Appendix A).

**1.10.1.1 Half Carry (H), Bit 5.** This bit is used to indicate that a carry was generated from bit three in the arithmetic logic unit as a result of an 8-bit addition. This bit is undefined in all subtract-like instructions. The decimal addition adjust (DAA) instruction uses the state of this bit to perform the adjust operation.

**1.10.1.2 Negative (N), Bit 3.** This bit contains the value of the most-significant bit of the result of the previous data operation.

1.10.1.3 Zero (Z), Bit 2. This bit is used to indicate that the result of the previous operation was zero.

**1.10.1.4 Overflow (V), Bit 1.** This bit is used to indicate that the previous operation caused a signed arithmetic overflow.

**1.10.1.5 Carry (C), Bit 0.** This bit is used to indicate that a carry or a borrow was generated from bit seven in the arithmetic logic unit as a result of an 8-bit mathematical operation.

**1.10.2 INTERRUPT MASK BITS AND STACKING INDICATOR.** Two bits (I and F) are used as mask bits for the interrupt request and the fast interrupt request inputs. When either or both of these bits are set, their associated input will not be recognized.

One bit (E) is used to indicate how many registers (all, or only the program counter and condition code) were stacked during the last interrupt.

**1.10.2.1 Fast Interrupt Request Mask (F), Bit 6.** This bit is used to mask (disable) any fast interrupt request line (FIRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of a FIRQ input.

**1.10.2.2 Interrupt Request Mask (I), Bit 4.** This bit is used to mask (disable) any interrupt request input (IRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of an IRQ input.

**1.10.2.3 Entire Flag (E), Bit 7.** This bit is used to indicate how many registers were stacked. When set, all the registers were stacked during the last interrupt stacking operation. When clear, only the program counter and condition code registers were stacked during the last interrupt.

The state of the E bit in the stacked condition code register is used by the return from interrupt (RTI) instruction to determine the number of registers to be unstacked.

#### 1.11 PIN ASSIGNMENTS AND SIGNAL DESCRIPTION

Figure 1-3 shows the pin assignments for the processors. The following paragraphs provide a short description of each of the input and output signals.

MC6	809	M C6809	θE
VSS 1 1 NMI 2 IRQ 3 FIRQ 4 BS 5 BA 6 VCC 7 A0 6 A1 0 9 A2 0 10 A3 0 11 A4 0 12 A5 13 A6 0 14	40 1 HALT 39 2 XTAL 38 2 EXTAL 37 2 RESET 36 2 MRDY 35 2 Q 34 2 E 33 2 DMA/BREQ 32 2 R/W 31 2 D0 30 2 D1 29 3 D2 28 2 D3 27 2 D4	VSS 1 NMI 2 IRO 1 S FIRO 4 BS 5 BA 6 VCC 7 A0 8 A1 0 9 A2 0 10 A3 0 11 A4 0 12 A5 0 13 A6 0 14	40 1 HALT 39 1 TSC 38 1 LIC 37 1 RESET 36 1 AVMA 35 1 Q 34 1 E 33 1 BUSY 32 1 R/W 31 1 D0 30 2 D1 29 2 D2 28 1 D3 27 1 D4
A6 C 14 A7 C 15 A8 C 16 A9 C 17 A10 C 18 A11 C 19 A12 C 20	27 0 D4 26 0 D5 25 0 D6 24 0 D7 23 0 A15 22 0 A14 21 0 A13	A6 C 14 A7 C 15 A8 C 16 A9 C 17 A10 C 18 A11 C 19 A12 C 20	27 1 D4 26 1 D5 25 1 D6 24 1 D7 23 1 A15 22 1 A14 21 1 A13

Figure 1-3. Processor Pin Assignments

**1.11.1 MC6809 CLOCKS.** The MC6809 has four pins committed to developing the clock signals needed for internal and system operation. They are: the oscillator pins EXTAL and XTAL; the standard M6800 enable (E) clock; and a new, quadrature (Q) clock.

**1.11.1.1 Oscillator (EXTAL, XTAL).** These pins are used to connect the processor's internal oscillator to an external, parallel-resonant crystal. These pins can also be used for input of an external TTL timing signal by grounding the XTAL pin and applying the input to the EXTAL pin. The crystal or the external timing source is four times the resulting bus frequency. **1.11.1.2 Enable (E).** The E clock is similar to the phase 2 ( $\phi$ 2) MC6800 bus timing clock. The leading edge indicates to memory and peripherals that the data is stable and to begin write operations. Data movement occurs after the Q clock is high and is latched on the trailing edge of E. Data is valid from the processor (during a write operation) by the rising edge of E.

**1.11.1.3 Quadrature (Q).** The Q clock leads the E clock by approximately one half of the E clock time. Address information from the processor is valid with the leading edge of the Q clock. The Q clock is a new signal in these processors and does not have an equivalent clock within the MC6800 bus timing.

**1.11.2 MC6809E CLOCKS (E and Q).** The MC6809E has two pins provided for the TTL clock signal inputs required for internal operation. They are the standard M6800 enable (E) clock and the quadrature (Q) clock. The Q input must lead the E input.

Addresses will be valid from the processor (on address delay time after the falling edge of E) and data will be latched from the bus by the falling edge of E. The Q input is fully TTL compatible. The E input is used to drive the internal MOS circuitry directly and therefore requires input levels above the normal TTL levels.

**1.11.3 THREE STATE CONTROLS (TSC) (MC6809E).** This input is used to place the address and data lines and the R/W line in the high-impedance state and allows the address bus to be shared with other bus masters.

**1.11.4 LAST INSTRUCTION CYCLE (LIC) (MC6809E).** This output goes high during the last cycle of every instruction and its high-to-low transition indicates that the first byte of an opcode will be latched at the end of the present bus cycle.

**1.11.5 ADDRESS BUS (A0-A15).** This 16-bit, unidirectional, three-state bus is used by the processor to provide address information to the address bus. Address information is valid on the rising edge of the Q clock. All 16 outputs are in the high-impedance state when the bus available (BA) signal is high, and for one bus cycle thereafter.

When the processor does not require the address bus for a data transfer, it outputs address FFFF16, and read/write (R/W) high. This is a "dummy access" of the least-significant byte of the reset vector which replaces the valid memory address (VMA) functions of the MC6800. For the MC6809, the memory read signal internal circuitry inhibits stretching of the clocks during non-access cycles.

**1.11.6 DATA BUS (D0-D7).** This 8-bit, bidirectional, three-state bus is the general purpose data path. All eight outputs are in the high-impedance state when the bus available (BA) output is high.

**1.11.7 READ/WRITE (R/W).** This output indicates the direction of data transfer on the data bus. A low indicates that the processor is writing onto the data bus; a high indicates that the processor is reading data from the data bus. The signal at the R/W output is valid at the leading edge of the Q clock. The R/W output is in the high-impedance state when the bus available (BA) output is high.

**1.11.8 PROCESSOR STATE INDICATORS (BA, BS).** The processor uses these two output lines to indicate the present processor state. These pins are valid with the leading edge of the Q clock.

The bus available (BA) output is used to indicate that the buses (address and data) and the read/write output are in the high-impedance state. This signal can be used to indicate to bus-sharing or direct memory access systems that the buses are available. When BA goes low, an additional dead cycle will elapse before the processor regains control of the buses.

The bus status (BS) output is used in conjunction with the BA output to indicate the present state of the processor. Table 1-1 is a listing of the BA and BS outputs and the processor states that they indicate. The following paragraphs briefly explain each processor state.

#### Table 1-1. BA/BS Signal Encoding

BA	BS	Processor State
----	----	-----------------

- 0 0 Normal (Running)
  - 1 Interrupt or Reset Acknowledge
  - 0 Sync Acknowledge
  - 1 Halt/Bus Grant Acknowledged

1.11.8.1 Normal. The processor is running and executing instructions.

0

1

**1.11.8.2 Interrupt or Reset Acknowledge.** This processor state is indicated during both cycles of a hardware vector fetch which occurs when any of the following interrupts have occurred: RESET, NMI, FIRQ, IRQ, SWI, SWI2, and SWI3.

This output, plus decoding of address lines A3 through A1 provides the user with an indication of which interrupt is being serviced.

**1.11.8.3 Sync Acknowledge.** The processor is waiting for an external synchronization input on an interrupt line. See SYNC instruction in Appendix A.

**1.11.8.4 Halt/Bus Grant.** The processor is halted or bus control has been granted to some other device.

**1.11.9 RESET (RESET).** This input is used to reset the processor. A low input lasting longer than one bus cycle will reset the processor.

The reset vector is fetched from locations **\$FFFE** and **\$FFFF** when the processor enters the reset acknolwedge state as indicated by the BA output being low and the BS output being high.

During initial power-on, the reset input should be held low until the clock oscillator is fully operational.

**1.11.10 INTERRUPTS.** The processor has three separate interrupt input pins: nonmaskable interrupt (NMI), fast interrupt request (FIRQ), and interrupt request (IRQ). These interrupt inputs are latched by the falling edge of every Q clock except during cycle stealing operations where only the NMI input is latched. Using this point as a reference, a delay of at least one bus cycle will occur before the interrupt is recognized by the processor.

**1.11.10.1 Non-Maskable Interrupt (NMI).** A negative edge on this input requests that a non-maskable interrupt sequence be generated. This input, as the name indicates, cannot be masked by software and has the highest priority of the three interrupt inputs. After a reset has occurred, a NMI input will not be recognized by the processor until the first program load of the hardware stack pointer. The entire machine state is saved on the hardware stack during the processing of a non-maskable interrupt. This interrupt is internally blocked after a hardware reset until the stack pointer is initialized.

**1.11.10.2 Fast Interrupt Request (FIRQ).** This input is used to initiate a fast interrupt request sequence. Initiation depends on the F (fast interrupt request mask) bit in the condition code register being clear. This bit is set during reset. During the interrupt, only the contents of the condition code register and the program counter are stacked resulting in a short amount of time required to service this interrupt. This interrupt has a higher priority than the normal interrupt request (IRQ).

**1.11.10.3 Interrupt Request (IRQ).** This input is used to initiate what might be considered the "normal" interrupt request sequence. Initiation depends on the I (interrupt mask) bit in the condition code register being clear. This bit is set during reset. The entire machine state is saved on the hardware stack during processing of an IRQ input. This input has the lowest priority of the three hardware interrupts.

**1.11.11 MEMORY READ (MRDY) (MC6809).** This input allows extension of the E and Q clocks to allow a longer data access time. A low on this input allows extension of the E and Q clocks (E high and Q low) in integral multiples of quarter bus cycles (up to 10 cycles) to allow interface with slow memory devices.

Memory ready does not extend the E and Q clocks during non-valid memory access cycles and therefore the processor does not slow down for "don't care" bus accesses. Memory ready may also be used to extend the E and Q clocks when an external device is using the halt and direct memory access/bus request inputs.

**1.11.12 ADVANCED VALID MEMORY ADDRESS (AVMA) (MC6809E).** This output signal indicates that the MC6809E will use the bus in the following bus cycle. This output is low when the MC6809E is in either a halt or sync state.

**1.11.13 HALT.** This input is used to halt the processor. A low input halts the processor at the end of the present instruction execution cycle and the processor remains halted indefinitely without loss of data.

When the processor is halted, the BA output is high to indicate that the buses are in the high-impedance state and the BS output is also high to indicate that the processor is in the halt/bus grant state.

During the halt/bus grant state, the processor will not respond to external real-time requests such as FIRQ or IRQ. However, a direct memory access/bus request input will be accepted. A non-maskable interrupt or a reset input will be latched for processing later. The E and Q clocks continue to run during the halt/bus grant state.

**1.11.14 DIRECT MEMORY ACCESS/BUS REQUEST (DMA/BREQ) (MC6809).** This input is used to suspend program execution and make the buses available for another use such as a direct memory access or a dynamic memory refresh.

A low level on this input occurring during the Q clock high time suspends instruction execution at the end of the current cycle. The processor acknowledges acceptance of this input by setting the BA and BS outputs high to signify the bus grant state. The requesting device now has up to 15 bus cycles before the processor retrieves the bus for self-refresh.

Typically, a direct memory access controller will request to use the bus by setting the DMA/BREQ input low when E goes high. When the processor acknowledges this input by setting the BA and BS outputs high, that cycle will be a dead cycle used to transfer bus mastership to the direct memory access controller. False memory access during any dead cycle should be prevented by externally developing a system DMAVMA signal which is low in any cycle when the BA output changes.

When the BA output goes low, either as a result of a direct memory access/bus request or a processor self-refresh, the direct memory access device should be removed from the bus. Another dead cycle will elapse before the processor accesses memory, to allow transfer of bus mastership without contention.

**1.11.15 BUSY (MC6809E).** This output indicates that bus re-arbitration should be deferred and provides the indivisable memory operation required for a "test-and-set" primitive.

This output will be high for the first two cycles of any Read-Modify-Write instruction, high during the first byte of a double-byte access, and high during the first byte of any indirect access or vector-fetch operation.

**1.11.16 POWER.** Two inputs are used to supply power to the processor: V<sub>CC</sub> is  $\pm 5.0 \pm 5\%$ , while V<sub>SS</sub> is ground or 0 volts.

.

## SECTION 2 ADDRESSING MODES

#### 2.1 INTRODUCTION

This section contains a description of each of the addressing modes available on these processors.

#### 2.2 ADDRESSING MODES

The addressing modes available on the MC6809 and MC6809E are: Inherent, Immediate, Extended, Direct, Indexed (with various offsets and autoincrementing/decrementing), and Branch Relative. Some of these addressing modes require an additional byte after the opcode to provide additional addressing interpretation. This byte is called a postbyte.

The following paragraphs provide a description of each addressing mode. In these descriptions the term effective address is used to indicate the address in memory from which the argument for an instruction is fetched or stored, or from which instruction processing is to proceed.

**2.2.1 INHERENT.** The information necessary to execute the instruction is contained in the opcode. Some operations specifying only the index registers or the accumulators, and no other arguments, are also included in this addressing mode.

Example: MUL

**2.2.2 IMMEDIATE.** The operand is contained in one or two bytes immediately following the opcode. This addressing mode is used to provide constant data values that do not change during program execution. Both 8- bit and 16-bit operands are used depending on the size of the argument specified in the opcode.

Example:	LDA #CR
	LDB #7
	LDA #\$F0
	LDB #%1110000
	LDX #\$8004

Another form of immediate addressing uses a postbyte to determine the registers to be manipulated. The exchange (EXG) and transfer (TFR) instructions use the postbyte as shown in Figure 2-1(A). The push and pull instructions use the postbyte to designate the registers to be pushed or pulled as shown in Figure 2-1(B).

b7	b6	b5	b4	b3	b2	b1	bO
L	SOUF	RCE (R1)			DESTIN	ATION (R2	)
Code*		Register		Code*	Re	gister	
0000		D (A:B)		0101	Progra	m Counter	
0001		X Index		1000	A Acc	cumulator	
0010		Y Index		1001	B Acc	cumulator	
0011	US	Stack Pointer	r	1010	Condi	tion Code	
0100	SS	Stack Pointer	r	1011	Dire	ct Page	

\*All other combinations of bits produce undefined results.

(A) Exchange (EXG) or Transfer (TFR) Instruction Postbyte

b7	b6	b5	b4	b3	b2	b1	b0
PC	S/U	Y	X	DP	В	A	CC

PC = Program Counter

S/U = Hardware/User Stack Pointer

= Y Index Register

= U Index Register = Direct Page Register X

DP В

= B Accumulator = A Accumulator A

CC = Condition Code Register

(B) Push (PSH) or Pull (PUL) Instruction Postbyte

#### Figure 2-1. Postbyte Usage for EXG/TFR, PSH/PUL Instructions

**2.2.3 EXTENDED.** The effective address of the argument is contained in the two bytes following the opcode. Instructions using the extended addressing mode can reference arguments anywhere in the 64K addressing space. Extended addressing is generally not used in position independent programs because it supplies an absolute address.

Example: LDA >CAT

2.2.4 DIRECT. The effective address is developed by concatenation of the contents of the direct page register with the byte immediately following the opcode. The direct page register contents are the most-significant byte of the address. This allows accessing 256 locations within any one of 256 pages. Therefore, the entire addressing range is available for access using a single two-byte instruction.

LDA > CAT Example:

2.2.5 INDEXED. In these addressing modes, one of the pointer registers (X, Y, U, or S), and sometimes the program counter (PC) is used in the calculation of the effective address of the instruction operand. The basic types (and their variations) of indexed addressing available are shown in Table 2-1 along with the postbyte configuration used.

2.2.5.1 Constant Offset from Register. The contents of the register designated in the postbyte are added to a twos complement offset value to form the effective address of the instruction operand. The contents of the designated register are not affected by this addition. The offset sizes available are:

No offset — designated register contains the effective address 5-bit — 16 to + 15 8-bit — 128 to + 127 16-bit — 32768 to + 32767

#### Table 2-1. Postbyte Usage for Indexed Addressing Modes

Mode Type	Variation	Direct	Indirect
Constant Offset from Register (twos Complement Offset)	No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset	1RR00100 0RRnnnn 1RR01100 1RR01001	1RR10100 Defaults to 8-bit 1RR11000 1RR11001
Accumulator Offset from Register (twos Complement Offset)	A Accumulator Offset B Accumulator Offset D Accumulator Offset	1RR00110 1RR00101 1RR01011	1RR10110 1RR10101 1RR11011
Auto Increment/Decrement from Register	Increment by 1 Increment by 2 Decrement by 1 Decrement by 2	1RR00000 1RR00001 1RR00010 1RR00011	Not Allowed 1RR10001 Not Allowed 1RR10011
Constant Offset from Program Counter	8-Bit Offset 16-Bit Offset	1XX01100 1XX01101	1XX11100 1XX11101
Extended Indirect	16-Bit Address		10011111

The 5-bit offset value is contained in the postbyte. The 8- and 16-bit offset values are contained in the byte or bytes immediately following the postbyte. If the Motorola assembler is used, it will automatically determine the most efficient offset; thus, the programmer need not be concerned about the offset size.

Examples:	LDA	,Х	LDY	- 64000,U
	LDB	0,Y	LDA	17,PC
	LDX	64,000,S	LDA	There, PCR

**2.2.5.2 Accumulator Offset from Register.** The contents of the index or pointer register designed in the postbyte are temporarily added to the twos complement offset value contained in an accumulator (A, B, or D) also designated in the postbyte. Neither the designated register nor the accumulator contents are affected by this addition.

Example:	LDA	A,X	LDA	D,U
	LDA	B,Y		

**2.2.5.3 Autoincrement/Decrement from Register.** This addressing mode works in a postincrementing or predecrementing manner. The amount of increment or decrement, one or two positions, is designated in the postbyte.

In the autoincrement mode, the contents of the effective address contained in the pointer register, designated in the postbyte, and then the pointer register is automatically incremented; thus, the pointer register is postincremented.

In the autodecrement mode, the pointer register, designated in the postbyte, is automatically decremented first and then the contents of the new address are used; thus, the pointer register is predecremented.

Autoin	crement	A	utodeo	crement
LDA ,X+	LDY ,X + +	LDA	, – X	LDY ,X
LDA ,Y+	LDX $,Y + +$	LDA	, – Y	LDX ,Y
LDA ,S+	LDX ,U++	LDA	, - S	LDX ,U
LDA ,U+	LDX ,S++	LDA	, – U	LDX ,S

**2.2.5.4 Indirection.** When using indirection, the effective address of the base indexed addressing mode is used to fetch two bytes which contain the final effective address of the operand. It can be used with all the indexed addressing modes and the program counter relative addressing mode.

**2.2.5.5 Extended Indirect.** The effective address of the argument is located at the address specified by the two bytes following the postbyte. The postbyte is used to indicate indirection.

Example: LDA [\$F000]

Examples:


**2.2.5.6 Program Counter Relative.** The program counter can also be used as a pointer with either an 8- or 16-bit signed constant offset. The offset value is added to the program counter to develop an effective address. Part of the postbyte is used to indicate whether the offset is 8 or 16 bits.

2.2.6 BRANCH RELATIVE. This addressing mode is used when branches from the current instruction location to some other location relative to the current program counter are desired. If the test condition of the branch instruction is true, then the effective address is calculated (program counter plus twos complement offset) and the branch is taken. If the test condition is false, the processor proceeds to the next in-line instruction. Note that the program counter is always pointing to the next instruction when the offset is added. Branch relative addressing is always used in position independent programs for all control transfers.

For short branches, the byte following the branch instruction opcode is treated as an 8-bit signed offset to be used to calculate the effective address of the next instruction if the branch is taken. This is called a short relative branch and the range is limited to plus 127 or minus 128 bytes from the following opcode.

For long branches, the two bytes after the opcode are used to calculate the effective address. This is called a long relative branch and the range is plus 32,767 or minus 32,768 bytes from the following opcode or the full 64K address space of memory that the processor can address at one time.

Examples:	Short Branch	Long Branch
	BRA POLE	LBRA CAT



## SECTION 3 INTERRUPT CAPABILITIES

#### 3.1 INTRODUCTION

The MC6809 and MC6809E microprocessors have six vectored interrupts (three hardware and three software). The hardware interrupts are the non-maskable interrupt (NMI), the fast maskable interrupt request (FIRQ), and the normal maskable interrupt request (IRQ). The software interrupts consist of SWI, SWI2, and SWI3. When an interrupt request is acknowledged, all the processor registers are pushed onto the hardware stack, except in the case of FIRQ where only the program counter and the condition code register is saved, and control is transferred to the address in the interrupt vector. The priority of these interrupts is, highest to lowest, NMI, SWI, FIRQ, IRQ, SWI2, and SWI3. Figure 3-1 is a detailed flowchart of interrupt processing in these processors. The interrupt vector locations are given in Table 3-1. The vector locations contain the address for the interrupt routine.

Additional information on the SWI, SWI2, and SWI3 interrupts is given in Appendix A. The hardware interrupts,  $\overline{NMI}$ ,  $\overline{FIRQ}$ , and  $\overline{IRQ}$  are listed alphabetically at the end of Appendix A.

Interrupt	Vector Location		
Description	MS Byte	LS Byte	
Reset (RESET)	FFFE	FFFF	
Non-Maskable Interrupt (NMI)	FFFC	FFFD	
Software Interrupt (SWI)	FFFA	FFFB	
Interrupt Request (IRQ)	FFF8	FFF9	
Fast Interrupt Request (FIRQ)	FFF6	FFF7	
Software Interrupt 2 (SWI2)	FFF4	FFF5	
Software Interrupt 3 (SWI3)	FFF2	FFF3	
Reserved	FFF0	FFF1	

#### Table 3-1. Interrupt Vector Locations

#### 3.2 NON-MASKABLE INTERRUPT (NMI)

The non-maskable interrupt is edge-sensitive in the sense that if it is sampled low one cycle after it has been sampled high, a non-maskable interrupt will be triggered. Because the non-maskable interrupt cannot be masked by execution of the non-maskable interrupt handler routine, it is possible to accept another non-maskable interrupt before executing the first instruction of the interrupt routine. A fatal error will exist if a nonmaskable interrupt is repeatedly allowed to occur before completing the return from interrupt (RTI) instruction of the previous non-maskable interrupt request, since the stack will eventually overflow. This interrupt is especially applicable to gaining immediate processor response for powerfail, software dynamic memory refresh, or other non-delayable events.

#### 3.3 FAST MASKABLE INTERRUPT REQUEST (FIRQ)

A low level on the FIRQ input with the F (fast interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The fast interrupt request provides fast interrupt response by stacking only the program counter and condition code register. This allows fast context switching with minimal overhead. If any registers are used by the interrupt routine then they can be saved by a single push instruction.

After accepting a fast interrupt request, the processor clears the E flag, saves the program counter and condition code register, and then sets both the I and F bits to mask any further IRQ and FIRQ interrupts. After servicing the original interrupt, the user may selectively clear the I and F bits to allow multiple-level interrupts if so desired.

### 3.4 NORMAL MASKABLE INTERRUPT REQUEST (IRQ)

A low level on the IRQ input with the I (interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The normal maskable interrupt request provides a slower hardware response to interrupts because it causes the entire machine state to be stacked. However, this means that interrupting software routines can use all processor resources without fear of damaging the interrupted routine. A normal interrupt request, having lower priority than the fast interrupt request, is prevented from interrupt ting the fast interrupt handler by the automatic setting of the I bit by the fast interrupt request handler.

After accepting a normal interrupt request, the processor sets the E flag, saves the entire machine state, and then sets the I bit to mask any further interrupt request inputs. After servicing the original interrupt, the user may clear the I bit to allow multiple-level normal interrupts.

All interrupt handling routines should return to the formerly executing tasks using a return from interrupt  $(\overline{RTI})$  instruction. This instruction recovers the saved machine state from the hardware stack and control is returned to the interrupted program. If the recovered E bit is clear, it indicates that a fast interrupt request occurred and only the program counter address and condition code register are to be recovered.

#### 3.5 SOFTWARE INTERRUPTS (SWI, SWI2, SWI3)

The software interrupts cause the processor to go through the normal interrupt request sequence of stacking the complete machine state even though the interrupting source is the processor itself. These interrupts are commonly used for program debugging and for calls to an operating system.

Normal processing of the SWI input sets the I and F bits to prevent either of these interrupt requests from affecting the completion of a software interrupt request. The remaining software interrupt request inputs (SWI2 and SWI3) do not have the priority of the SWI input and therefore do not mask the two hardware interrupt request inputs (FIRQ and IRQ).




Figure 3-1. Interrupt Processing Flowchart

## SECTION 4 PROGRAMMING

#### 4.1 INTRODUCTION

These processors are designed to be source-code compatible with the M6800 to make use of the substantial existing base of M6800 software and training. However, this asset should not overshadow the capabilities built into these processors that allow more modern programming techniques such as position-independence, modular programming, and reentrancy/recursion to be used on a microprocessor-based system. A brief review of these methods is given in the following paragraphs.

**4.1.1 POSITION INDEPENDENCE.** A program is said to be "position-independent" if it will run correctly when the same machine code is positioned arbitrarily in memory. Such a program is useful in many different hardware configurations, and might be copied from a disk into RAM when the operating system first sees a request to use a system utility. Position-independent programs never use absolute (extended or direct) addressing: instead, inherent immediate, register, indexed and relative modes are used. In particular, there should be no jump (absolute) or jump to subroutine instructions nor should absolute addresses be used. A position-independent program is almost always preferable to a position-dependent program (although position-independent code is usually 5 to 10% slower than normal code).

**4.1.2 MODULAR PROGRAMMING.** Modular programming is another indication of quality code. A module is a program element which can be easily disconnected from the rest of the program either for re-use in a new environment or for replacement. A module is usually a subroutine (although a subroutine is not necessarily a module); frequently, the programmer isolates register changes internal to the module by pushing these registers onto the stack upon entry, and pulling them off the stack before the return. Isolating register changes in the called module, to that module alone, allows the code in the calling program to be more easily analyzed since it can be assumed that all registers (except those specifically used for parameter transfer are unchanged by each called module. This leaves the processor's registers free at each level for loop counts, address comparisons, etc.

**4.1.2.1 Local Storage.** A clean method for allocating "local" storage is required both by position-independent programs as well as modular programs. Local or temporary storage is used to hold values only during execution of a module (or called modules) and is released upon return. One way to allocate local storage is to decrement the hardware stack

pointer(s) by the number of bytes needed. Interrupts will then leave this area intact and it can be de-allocated on exiting the module. A module will almost always need more temporary storage than just the MPU registers.

**4.1.2.2 Global Storage.** Even in a modular environment there may be a need for "global" values which are accessible by many modules within a given system. These provide a convenient means for storing values from one invocation to another invocation of the same routine. Global storage may be created as local storage at some level, and a pointer register (usually U) used to point at this area. This register is passed unchanged in all subroutines, and may be used to index into the global area.

**4.1.3 REENTRANCY/RECURSION.** Many programs will eventually involve execution in an interrupt-driven environment. If the interrupt handlers are complex, they might well call the same routine which has just been interrupted. Therefore, to protect present programs against certain obsolescence, all programs should be written to be reentrant. A reentrant routine allocates different local variable storage upon each entry. Thus, a later entry does not destroy the processing associated with an earlier entry.

The same technique which was implemented to allow reentrancy also allows recursion. A recursive routine is defined as a routine that calls itself. A recursive routine might be written to simplify the solution of certain types of problems, especially those which have a data structure whose elements may themselves be a structure. For example, a parenthetical equation represents a case where the expression in parenthesis may be considered to be a value which is operated on by the rest of the equation. A programmer might choose to write an expression evaluator passing the parenthetical expression (which might also contain parenthetical expressions) in the call, and receive back the returned value of the expression within the parenthesis.

#### 4.2 M6809 CAPABILITIES

The following paragraphs briefly explain how the MC6809 is used with the programming techniques mentioned earlier.

**4.2.1 MODULE CONSTRUCTION.** A module can be defined as a logically self-contained and discrete part of a larger program. A properly constructed module accepts well defined inputs, carries out a set of processing actions, and produces a specified output. The use of parameters, local storage, and global storage by a program module is given in the following paragraphs. Since registers will be used inside the module (essentially a form of local storage), the first thing that is usually done at entry to a module is to push (save) them on to the stack. This can be done with one instruction (e.g., PSHS Y, X, B, A). After the body of the module is executed, the saved registers are collected, and a subroutine return is performed, at one time, by pulling the program counter from the stack (e.g., PULS A,B,X,Y,PC).

**4.2.1.1 Parameters.** Parameters may be passed to or from modules either in registers, if they will provide sufficient storage for parameter passage, or on the stack. If parameters are passed on the stack, they are placed there before calling the lower level module. The called module is then written to use local storage inside the stack as needed (e.g., ADDA offset,S). Notice that the required offset consists of the number of bytes pushed (upon entry), plus two from the stacked return address, plus the data offset at the time of the call. This value may be calculated, by hand, by drawing a "stack picture" diagram representing module entry, and assigning convenient mnemonics to these offsets with the assembler. Returned parameters replace those sent to the routine. If more parameters are to be returned on the stack than would normally be sent, space for their return is allocated by the calling routine before the actual call (if four additional bytes are to be returned, the caller would execute LEAS -4,S to acquire the additional storage).

**4.2.1.2 Local Storage.** Local storage space is acquired from the stack while the present routine is executing and then returned to the stack prior to exit. The act of pushing registers which will be used in later calculations essentially saves those registers in temporary local storage. Additional local storage can easily be acquired from the stack e.g., executing LEAS -2048,S acquires a buffer area running from the 0,S to 2047,S inclusive. Any byte in this area may be accessed directly by any instruction which has an indexed addresing mode. At the end of the routine, the area acquired for local storage is released (e.g., LEAS 2048,S) prior to the final pull. For cleaner programs, local storage should be allocated at entry to the module and released at the exit of the module.

**4.2.1.3 Global Storage.** The area required for global storage is also most effectively acquired from the stack, probably by the highest level routine in the standard package. Although this is local storage to the highest level routine, it becomes "global" by positioning a register to point at this storage, (sometimes referred to as a stack mark) then establishing the convention that all modules pass that same pointer value when calling lower level modules. In practice, it is convenient to leave this stack mark register unchanged in all modules, especially if global accesses are common. The highest level routine in the standard package would execute the following sequence upon entry (to initialize the global area):

PSHS	U	higher level mark, if any
TFR	S,U	new stack mark
LEAS	– 17,U	allocate global storage

Note that the U register now defines 17-bytes of locally allocated (permanent) globals (which are -1,U through -17,U) as well as other external globals (2,U and above) which have been passed on the stack by the routine which called the standard package. Any global may be accessed by any module using exactly the same offset value at any level (e.g., ROL, RAT,U; where RAT EQU -11 has been defined). Furthermore, the values stacked prior to invoking the standard package may include pointers to data or I/O peripherals. Any indexed operation may be performed indexed indirect through those pointers, which means, for example, that the module need know nothing about the actual hardware configuration, except that (upon entry) the pointer to an I/O register has been placed at a given location on the stack.

**4.2.2 POSITION-INDEPENDENT CODE.** Position-independent code means that the same machine language code can be placed anywhere in memory and still function correctly. The M6809 has a long relative (16-bit offset) branch mode along with the common MC6800 branches, plus program-counter relative addressing. Program-counter relative addressing uses the program counter like an indexable register, which allows all instructions that reference memory to also reference data relative to the program counter. The M6809 also has load effective address (LEA) instructions which allow the user to point to data in a ROM in a position-independent manner.

An important rule for generating position-independent code is: NEVER USE ABSOLUTE ADDRESSING.

Program-counter relative addressing on the M6809 is a form of indexed addressing that uses the program counter as the base register for a constant-offset indexing operation. However, the M6809 assembler treats the PCR address field differently from that used in other indexed instructions. In PCR addressing, the assembly time location value is sub-tracted from the (constant) value of the PCR offset. The resulting distance to the desired symbol is the value placed into the machine language object code. During execution, the processor adds the value of the run time PC to the distance to get a position-independent absolute address.

The PCR indexed addressing form can be used to point at any location relative to the program regardless of position in memory. The PCR form of indexed addressing allows access to tables within the program space in a position-independent manner via use of the load effective address instruction.

In a program which is completely position-independent, some absolute locations are usually required, particularly for I/O. If the locations of I/O devices are placed on the stack (as globals) by a small setup routine before the standard package is invoked, all internal modules can do their I/O through that pointer (e.g., STA [ACIAD, U]), allowing the hardware to be easily changed, if desired. Only the single, small, and obvious setup routine need be rewritten for each different hardware configuration.

Global, permanent, and temporary values need to be easily available in a positionindependent manner. Use the stack for this data since the stacked data is directly accessible. Stack the absolute address of I/O devices before calling any standard software package since the package can use the stacked addresses for I/O in any system.

The LEA instructions allow access to tables, data, or immediate values in the text of the program in a position-independent manner as shown in the following example:

LEAX LBSR	MSG1,PCR PDATA
	•
FCC	/PRINT THIS!/

4-4

MSG1

Here we wish to point at a message to be printed from the body of the program. By writing "MSG1, PCR" we signal the assembler to compute the distance between the present address (the address of the LBSR) and MSG1. This result is inserted as a constant into the LEA instruction which will be indexed from the program counter value at the time of execution. Now, no matter where the code is located, when it is executed the computer offset from the program counter will point at MSG1. This code is position-independent.

It is common to use space in the hardware stack for temporary storage. Space is made for temporary variables from 0,S through TEMP-1, S by decrementing the stack pointer equal to the length of required storage. We could use:

LEAS – TEMP,S.

Not only does this facilitate position-independent code but it is structured and helps reentrancy and recursion.

**4.2.3 REENTRANT PROGRAMS.** A program that can be executed by several different users sharing the same copy of it in memory is called reentrant. This is important for interrupt driven systems. This method saves considerable memory space, especially with large interrupt routines. Stacks are required for reentrant programs, and the M6809 can support up to four stacks by using the X and Y index registers as stack pointers.

Stacks are simple and convenient mechanisms for generating reentrant programs. Subroutines which use stacks for passing parameters and results can be easily made to be reentrant. Stack accesses use the indexed addressing mode for fast, efficient execution. Stack addressing is quick.

Pure code, or code that is not self-modifying, is mandatory to produce reentrant code. No internal information within the code is subject to modification. Reentrant code never has internal temporary storage, is simpler to debug, can be placed in ROM, and must be interruptable.

**4.2.4 RECURSIVE PROGRAMS.** A recursive program is one that can call itself. They are quite convenient for parsing mechanisms and certain arithmetic functions such as computing factorials. As with reentrant programming, stacks are very useful for this technique.

**4.2.5 LOOPS.** The usual structured loops (i.e., REPEAT...UNTIL, WHILE...DO, FOR..., etc.) are available in assembly language in exactly the same way a high-level language compiler could translate the construct for execution on the target machine. Using a FOR...NEXT loop as an example, it is possible to push the loop count, increment value, and termination value on the stack as variables local to that loop. On each pass through the loop, the working register is saved, the loop count picked up, the increment added in, and the result compared to the termination value. Based on this comparison, the loop counter might be updated, the working register recovered and the loop resumed, or the working register recovered and the loop variables de-allocated. Reasonable macros

could make the source form for loop trivial, even in assembly language. Such macros might reduce errors resulting from the use of multiple instructions simply to implement a standard control structure.

**4.2.6 STACK PROGRAMMING.** Many microprocessor applications require data stored as continguous pieces of information in memory. The data may be temporary, that is, subject to change or it may be permanent. Temporary data will most likely be stored in RAM. Permanent data will most likely be stored in ROM.

It is important to allow the main program as well as subroutines access to this block of data, especially if arguments are to be passed from the main program to the subroutines and vice versa.

**4.2.6.1 M6809 Stacking Operations.** Stack pointers are markers which point to the stack and its internal contents. Although all four index registers may be used as stack registers, the S (hardware stack pointer) and the U (user stack pointer) are generally preferred because the push and pull instructions apply to these registers. Both are 16-bit indexable registers. The processor uses the S register automatically during interrupts and subroutine calls. The U register is free for any purpose needed. It is not affected by interrupts or subroutine calls implemented by the hardware.

Either stack pointer can be specified as the base address in indexed addressing. One use of the indirect addressing mode uses stack pointers to allow addresses of data to be passed to a subroutine on a stack as arguments to a subroutine. The subroutine can now reference the data with one instruction. High-level language calls that pass arguments by reference are now more efficiently coded. Also, each stack push or pull operation in a program uses a postbyte which specifies any register or set of registers to be pushed or pulled from either stack. With this option, the overhead associated with subroutine calls in both assembly and high-level language programs is greatly decreased. In fact, with the large number of instructions that use autoincrement and autodecrement, the M6809 can emulate a true stack computer architecture.

Using the S or U stack pointer, the order in which the registers are pushed or pulled is shown in Figure 4-1. Notice that we push "onto" the stack towards decreasing memory locations. The program counter is pushed first. Then the stack pointer is decremented and the "other" stack pointer is pushed onto the stack. Decrementing and storing continues until all the registers requested by the postbyte are pushed onto the stack. The stack pointer points to the top of the stack after the push operation.

The stacking order is specified by the processor. The stacking order is identical to the order used for all hardware and software interrupts. The same order is used even if a subset of the registers is pushed.

Without stacks, most modern block-structured high-level languages would be cumbersome to implement. Subroutine linkage is very important in high-level language generation. Paragraph 4.2.6.2 describes how to use a stack mark pointer for this important task. Good programming practice dictates the use of the hardware stack for temporary storage. To reserve space, decrement the stack pointer by the amount of storage required with the instruction LEAS – TEMPS, S. This instruction makes space for temporary variables from 0,S through TEMPS – 1,S.




Figure 4-1. Stacking Order

**4.2.6.2 Subroutine Linkage.** In the highest level routine, global variables are sometimes considered to be local. Therefore, global storage is allocated at this point, but access to these same variables requires different offset values depending on subroutine depth. Because subroutine depth changes dynamically, the length may not be known beforehand. This problem is solved by assigning one pointer (U will be used in the following description, but X or Y could also be used) to "mark" a location on the hardware stack by using the instruction TFR S,U. If the programmer does this immediately prior to allocating global storage, then all variables will then be available at a constant negative offset location from this stack mark. If the stack is marked after the global variables are

allocated, then the global variables are available at a constant positive offset from U. Register U is then called the stack mark pointer. Recall that the hardware stack pointer may be modified by hardware interrupts. For this reason, it is fatal to use data referred to by a negative offset with respect to the hardware stack pointer, S.

**4.2.6.3 Software Stacks.** If more than two stacks are needed, autoincrement and autodecrement mode of addressing can be used to generate additional software stack pointers.

The X, Y, and U index registers are quite useful in loops for incrementing and decrementing purposes. The pointer is used for searching tables and also to move data from one area of memory to another (block moves). This autoincrement and autodecrement feature is available in the indexed addressing mode of the M6809 to facilitate such operations.

In autoincrement, the value contained in the index register (X or Y, U or S) is used as the effective address and then the register is incremented (postincremented). In autodecrement, the index register is first decremented and then used to obtain the effective address (predecremented). Postincrement or predecrement is always performed in this addressing mode. This is equivalent in operation to the push and pull from a stack. This equivalence allows the X and Y index registers to be used as software stack pointers. The indexed addressing mode can also implement an extra level of post indirection. This feature supports parameter and pointer operations.

**4.2.7 REAL TIME PROGRAMMING.** Real time programming requires special care. Sometimes a peripheral or task demands an immediate response from the processor, other times it can wait. Most real time applications are demanding in terms of processor response.

A common solution is to use the interrupt capability of the processor in solving real time problems. Interrupts mean just that; they request a break in the current sequence of events to solve an asynchronous service request. The system designer must consider all variations of the conditions to be encountered by the system including software interaction with interrupts. As a result, problems due to software design are more common in interrupt implementation code for real time programming than most other situations. Software timeouts, hardware interrupts, and program control interrupts are typically used in solving real time programming problems.

#### 4.3 PROGRAM DOCUMENTATION

Common sense dictates that a well documented program is mandatory. Comments are needed to explain each group of instructions since their use is not always obvious from looking at the code. Program boundaries and branch instructions need full clarification. Consider the following points when writing comments: up-to-date, accuracy, completeness, conciseness, and understandability. Accurate documentation enables you and others to maintain and adapt programs for updating and/or additional use with other programs.

The following program documentation standards are suggested.

- A) Each subroutine should have an associated header block containing at least the following elements:
  - A full specification for this subroutine including associated data structures — such that replacement code could be generated from this description alone.
  - 2) All usage of memory resources must be defined, including:
    - a) All RAM needed from temorary (local) storage used during execution of this subroutine or called subroutines.
    - b) All RAM needed for permanent storage (used to transfer values from one execution of the subroutine to future executions).
    - c) All RAM accessed as global storage (used to transfer values from or to higher-level subroutines).
    - d) All possible exit-state conditions, if these are to be used by calling routines to test occurrences internal to the subroutine.
- B) Code internal to each subroutine should have sufficient associated line comments to help in understanding the code.
- C) All code must be non-self-modifying and position-independent.
- D) Each subroutine which includes a loop must be separately documented by a flowchart or pseudo high-level language algorithm.
- E) Any module or subroutine should be executable starting at the first location and exit at the last location.

#### **4.4 INSTRUCTION SET**

The complete instruction set for the M6809 is given in Table 4-1.

Instruction	Description
ABX	Add Accumulator B into Index Register X
ADC	Add with Carry into Register
ADD	Add Memory into Register
AND	Logical AND Memory into Register
ASL	Arithmetic Shift Left
ASR	Arithmetic Shift Right
BCC	Branch on Carry Clear
BCS	Branch on Carry Set
BEQ	Branch on Equal
BGE	Branch on Greater Than or Equal to Zero
BGT	Branch on Greater
BHI	Branch if Higher
BHS	Branch if Higher or Same
BIT	Bit Test
BLE	Branch if Less than or Equal to Zero

#### Table 4-1. Instruction Set

#### Table 4-1. Instruction Set (Continued)

Instruction	Description
BLO	Branch on Lower
BLS	Branch on Lower or Same
BLT	Branch on Less than Zero
BMI	Branch on Minus
BNE	Branch Not Equal
BPL	Branch on Plus
BRA	Branch Always
BRN	Branch Never
BSR	Branch to Subroutine
BVC	Branch on Overflow Clear
BVS	Branch on Overflow Set
CLR	Clear
CMP	Compare Memory from a Register
COM	Complement
CWAI	Clear CC bits and Wait for Interrupt
DAA	Decimal Addition Adjust
DEC	Decrement
EOR	Exclusive OR
EXG	Exchange Registers
INC	Increment
JMP	Jump
JSR	Jump to Subroutine
LD	Load Register from Memory
LEA	Load Effective Address
LSL	Logical Shift Left
LSR	Logical Shift Right
MUL	Multiply
NEG	Negate
NOP	No Operation
OR	Inclusive OR Memory into Register
PSH	Push Registers
PUL	Pull Registers
ROL	Rotate Left
ROR	Rotate Right
RTI	Return from Interrupt
RTS	Return from Subroutine
SBC	Subtract with Borrow
SEX	Sign Extend
ST	Store Register into Memory
SUB	Subtract Memory from Register
SWI	Software Interrupt
SYNC	Synchronize to External Event
TFR	Transfer Register to Register
TST	Test

The instruction set can be functionally divided into five categories. They are:

8-Bit Accumulator and Memory Instructions

16-Bit Accumulator and Memory Instructions

Index Register/Stack Pointer Instructions

**Branch Instructions** 

Miscellaneous Instructions

Tables 4-2 through 4-6 are listings of the M6809 instructions and their variations grouped into the five categories listed.

Instruction	Description	
ADCA, ADCB	Add memory to accumulator with carry	
ADDA, ADDB	Add memory to accumulator	
ANDA, ANDB	And memory with accumulator	
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left	
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right	
BITA, BITB	Bit test memory with accumulator	
CLR, CLRA, CLRB	Clear accumulator or memory location	
CMPA, CMPB	Compare memory from accumulator	
COM, COMA, COMB	Complement accumulator or memory location	
DAA	Decimal adjust A accumulator	
DEC, DECA, DECB	Decrement accumulator or memory location	
EORA, EORB	Exclusive or memory with accumulator	
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)	
INC, INCA, INCB	Increment accumulator or memory location	
LDA, LDB	Load accumulator from memory	
LSL, LSLA, LSLB	Logical shift left accumulator or memory location	
LSR, LSRA, LSRB	Logical shift right accumulator or memory location	
MUL	Unsigned multiply $(A \times B \rightarrow D)$	
NEG, NEGA, NEGB	Negate accumulator or memory	
ORA, ORB	Or memory with accumulator	
ROL, ROLA, ROLB	Rotate accumulator or memory left	
ROR, RORA, RORB	Rotate accumulator or memory right	
SBCA, SBCB	Subtract memory from accumulator with borrow	
STA, STB	Store accumulator to memroy	
SUBA, SUBB	Subtract memory from accumulator	
TST, TSTA, TSTB	Test accumulator or memory location	
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)	

#### Table 4-2. 8-Bit Accumulator and Memory Instructions

NOTE: A, B, CC, or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Instruction	Description
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U, or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U, or PC
TFR R, D	Transfer X, Y, S, U, or PC to D

#### Table 4-3. 16-Bit Accumulator and Memory Instructions

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Instruction	Description	
CMPS, CMPU	Compare memory from stack pointer	
CMPX, CMPY	Compare memory from index register	
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC	
LEAS, LEAU	Load effective address into stack pointer	
LEAX, LEAY	Load effective address into index register	
LDS, LDU	Load stack pointer from memory	
LDX, LDY	Load index register from memory	
PSHS Push A, B, CC, DP, D, X, Y, U, or PC onto hardwar		
PSHU	Push A, B, CC, DP, D, X, Y, X, or PC onto user stack	
PULS	Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack	
PULU	Pull A, B, CC, DP, D, X, Y, S, or PC from hardware stack	
STS, STU Store stack pointer to memory		
STX, STY	Store index register to memory	
TFR R1, R2	FR R1, R2 Transfer D, X, Y, S, U, or PC to D, X, Y, S, U, or PC	
ABX	Add B accumulator to X (unsigned)	


#### Table 4-4. Index/Stack Pointer Instructions

#### Table 4-5. Branch Instructions

Instruction	Description			
	SIMPLE BRANCHES			
BEQ, LBEQ	Branch if equal			
BNE, LBNE	Branch if not equal			
BMI, LBMI	Branch if minus			
BPL, LBPL	Branch if plus			
BCS, LBCS	Branch if carry set			
BCC, LBCC	Branch if carry clear			
BVS, LBVS	Branch if overflow set			
BVC, LBVC	Branch if overflow clear			
er de geerte genteurs geschaft nach e leit fond oorstatiegen op het en statie gev	SIGNED BRANCHES			
BGT, LBGT	Branch if greater (signed)			
BVS, LBVS	Branch if invalid twos complement result			
BGE, LBGE	Branch if greater than or equal (signed)			
BEQ, LBEQ	Branch if equal			
BNE, LBNE	Branch if not equal			
BLE, LBLE	Branch if less than or equal (signed)			
BVC, LBVC	Branch if valid twos complement result			
BLT, LBLT	Branch if less than (signed)			
	UNSIGNED BRANCHES			
BHI, LBHI	Branch if higher (unsigned)			
BCC, LBCC	Branch if higher or same (unsigned)			
BHS, LBHS	Branch if higher or same (unsigned)			
BEQ, LBEQ	Branch if equal			
BNE, LBNE	Branch if not equal			
BLS, LBLS	Branch if lower or same (unsigned)			
BCS, LBCS	Branch if lower (unsigned)			
BLO, LBLO	Branch if lower (unsigned)			
OTHER BRANCHES				
BSR, LBSR	Branch to subroutine			
BRA, LBRA	Branch always			
BRN, LBRN	Branch never			

#### Table 4-6. Miscellaneous Instructions

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



#### APPENDIX A INSTRUCTION SET DETAILS

#### A.1 INTRODUCTION

This appendix contains detailed information about each instruction in the MC6809 instruction set. They are arranged in an alphabetical order with the mnemonic heading set in larger type for easy reference.

#### A.2 NOTATION

In the operation description for each instruction, symbols are used to indicate the operation. Table A-1 lists these symbols and their meanings. Abbreviations for the various registers, bits, and bytes are also used. Table A-2 lists these abbreviations and their meanings.

#### Table A-1. Operation Notation

Symbol	Meaning
<b>*</b>	Is transferred to
Λ	Boolean AND
V	Boolean OR
•	Boolean exclusive OR
(Overline)	Boolean NOT
;	Concatenation
+	Arithmetic plus
-	Arithmetic minus
X	Arithmetic multiply

A-1

#### Table A-2. Register Notation

#### Abbreviation Meaning ACCA or A Accumulator A Accumulator B ACCB or B ACCA: ACCB or D Double accumulator D ACCX Either accumulator A or B CCR or CC Condition code register DPR or DP Direct page register ΕA Effective address IFF If and only if IX or X Index register X IY or Y Index register Y LSN Least significant nibble М Memory location Memory immediate MI MSN Most significant nibble PC Program counter R A register before the operation R' A register after the operation TEMP Temporary storage location Most signifcant byte of any 16-bit register ххH Least significant byte of any 16-bit register xxL Sp or S Hardware Stack pointer Us or U User Stack pointer Ρ A memory argument with Immediate, Direct, Extended, and Indexed addressing modes Q A read-modify-write argument with Direct, Indexed, and Extended addressing modes () The data pointed to by the enclosed (16-bit address) dd 8-bit branch offset DDDD 16-bit branch offset # Immediate value follows \$ Hexadecimal value follows [] Indirection Indicates indexed addressing

## ABX

Add Accumulator B into Index Register X

Source Form:	ABX
Operation:	IX′ ← IX + ACCB
Condition Codes:	Not affected.
Description: Add the 8-bit unsigned value in accumulator B into index register	
Addressing Mode:	Inherent

## ADC

Add with Carry into Register

Source Forms:	ADCA P; ADCB P	
Operation:	$R' \leftarrow R + M + C$	
Condition Codes:	<ul> <li>H — Set if a half-carry is generated; cleared otherwise.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if an overflow is generated; cleared otherwise.</li> <li>C — Set if a carry is generated; cleared otherwise.</li> </ul>	
Description:	Adds the contents of the C (carry) bit and the memory byte 8-bit accumulator.	e into an
Addressing Modes:	Immediate Extended Direct Indexed	

### ADD (8-Bit)

Add Memory into Register

## ADD (8-Bit)

Source Forms: ADDA P; ADDB P

Operation:  $R' \leftarrow R + M$ 

Condition Codes:H— Set if a half-carry is generated; cleared otherwise.N— Set if the result is negative; cleared otherwise.Z— Set if the result is zero; cleared otherwise.V— Set if an overflow is generated; cleared otherwise.C— Set if a carry is generated; cleared otherwise.

Description: Adds the memory byte into an 8-bit accumulator.

#### ADD (16-Bit) Add Memory into Register

#### ADD (16-Bit)

ADDD P Source Forms:

**Operation:**  $R' \leftarrow R + M:M + 1$ 

**Condition Codes:** H — Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a carry is generated; cleared otherwise.

Adds the 16-bit memory value into the 16-bit accumulator **Description:** 

### AND

Logical AND Memory into Register

Source Forms: ANDA P; ANDB P

**Operation:**  $R' \leftarrow R \land M$ 

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C - Not affected.

**Description:** Performs the logical AND operation between the contents of an accumulator and the contents of memory location M and the result is stored in the accumulator.

## AND Logical AND Immediate Memory into Condition Code Register AND

Source	Form:	ANDCC	#xx

Operation: R'←R ∧ MI

Condition Codes: Affected according to the operation.

**Description:** Performs a logical AND between the condition code register and the immediate byte specified in the instruction and places the result in the condition code register.

Addressing Mode: Immediate

## ASL


#### Arithmetic Shift Left

Source Forms:

ASL Q; ASLA; ASLB

H - Undefined

**Operation:** 



Condition Codes:

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Loaded with the result of the exclusive OR of bits six and seven of the original operand.
- C Loaded with bit seven of the original operand.

**Description:** Shifts all bits of the operand one place to the left. Bit zero is loaded with a zero. Bit seven is shifted into the C (carry) bit.

Addressing Modes: Inherent Extended Direct Indexed ASL

## ASR

**Arithmetic Shift Right** 

ASR

Source Forms: ASR Q; ASRA; ASRB **Operation:** - C b7 **b0 Condition Codes:** H - Undefined. N — Set if the result is negative; cleared otherwise. Z — Set if the result is zero; cleared otherwise. V - Not affected. C - Loaded with bit zero of the original operand. **Description:** Shifts all bits of the operand one place to the right. Bit seven is held constant. Bit zero is shifted into the C (carry) bit. Addressing Modes: Inherent Extended Direct Indexed

BCC	Branch on Carry Clear BCC		
Source Forms:	BCC dd; LBCC DDDD		
Operation:	TEMP← MI IFF C = 0 then PC'← PC + TEMP		
Condition Codes:	Not affected.		
Description:	Tests the state of the C (carry) bit and causes a branch if it is clear.		
Addressing Mode:	Relative		
Comments:	Equivalent to BHS dd; LBHS DDDD		

### BCS

Branch on Carry Set

BCS

Source Forms:	BCS dd; LBCS DDDD	
Operation:	TEMP← MI IFF C = 1 then PC'← PC + TEMP	
Condition Codes:	Not affected.	
Description:	Tests the state of the C (carry) bit and causes a branch if it is set.	
Addressing Mode:	Relative	
Comments:	Equivalent to BLO dd; LBLO DDDD	

## BEQ

Branch on Equal

BEQ

Source Forms: BEQ dd; LBEQ DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF Z = 1 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the Z (zero) bit and causes a branch if it is set. When used after a subtract or compare operation, this instruction will branch if the compared values, signed or unsigned, were exactly the same.

## BGE

#### Branch on Greater than or Equal to Zero

BGE

Source Forms: BGE dd; LBGE DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF [N  $\oplus$  V] = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the N (negative) bit and the V (overflow) bit are either both set or both clear. That is, branch if the sign of a valid twos complement result is, or would be, positive. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was greater than or equal to the memory operand.

## BGT

**Branch on Greater** 

BGT

Source Forms: BGT dd; LBGT DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF Z  $\land$  [N  $\oplus$  V] = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the N (negative) bit and V (overflow) bit are either both set or both clear and the Z (zero) bit is clear. In other words, branch if the sign of a valid twos complement result is, or would be, positive and not zero. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was greater than the memory operand.

## BHI

#### Branch if Higher

#### BHI

Source Forms: BHI dd; LBHI DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF [C v Z] = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the previous operation caused neither a carry nor a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was higher than the memory operand.

Addressing Mode: Relative

**Comments:** Generally not useful after INC/DEC, LD/TST, and TST/CLR/COM instructions.

## BHS

#### Branch if Higher or Same

BHS

Source Forms: BHS dd; LBHS DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF C = 0 then PC'  $\leftarrow$  PC + MI

Condition Codes: Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is clear. When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was higher than or the same as the memory operand.

Addressing Mode: Relative

Comments: This is a duplicate assembly-language mnemonic for the single machine instruction BCC. Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

### BIT

**Bit Test** 

Source	Form:	Bit P
000100		

**Operation:** TEMP  $\leftarrow$  R  $\land$  M

**Condition Codes:** H — Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Not affected.

**Description:** Performs the logical AND of the contents of accumulator A or B and the contents of memory location M and modifies the condition codes accordingly. The contents of accumulator A or B and memory location M are not affected.

### BLE

Branch on Less than or Equal to Zero

Source Forms: BLE dd; LBLE DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF Z v [N  $\oplus$  V] = 1 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the exclusive OR of the N (negative) and V (overflow) bits is 1 or if the Z (zero) bit is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was less than or equal to the memory operand.

## BLO

Branch on Lower

**BLO** 

Source Forms: BLO dd; LBLO DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF C = 1 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is set. When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was lower than the memory operand.

Addressing Mode: Relative

**Comments:** This is a duplicate assembly-language mnemonic for the single machine instruction BCS. Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

## BLS

#### Branch on Lower or Same

BLS

Source Forms: BLS dd; LBLS DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF (C v Z) = 1 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the previous operation caused either a carry or a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was lower than or the same as the memory operand.

Addressing Mode: Relative

**Comments:** Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

## BLT

#### Branch on Less than Zero

Source Forms: BLT dd; LBLT DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF [N  $\oplus$  V] = 1 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if either, but not both, of the N (negative) or V (overflow) bits is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement binary values, this instruction will branch if the register was less than the memory operand.

Addressing Mode: Relative

BLT

## BMI

**Branch on Minus** 

BMI

Source Forms:BMI dd; LBMI DDDDOperation:TEMP←MI<br/>IFF N = 1 then PC'←PC+TEMPCondition Codes:Not affected.Description:Tests the state of the N (negative) bit and causes a branch if set.<br/>That is, branch if the sign of the twos complement result is negative.Addressing Mode:RelativeComments:When used after an operation on signed binary values, this instruc-<br/>tion will branch if the result is minus. It is generally preferred to use<br/>the LBLT instruction after signed operations.

#### BNE

**Branch Not Equal** 

BNE

Source Forms: BNE dd; LBNE DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF Z = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the Z (zero) bit and causes a branch if it is clear. When used after a subtract or compare operation on any binary values, this instruction will branch if the register is, or would be, not equal to the memory operand.

# BPL

**Branch on Plus** 

BPL

Source Forms: BPL dd; LBPL DDDD

Operation:  $TEMP \leftarrow MI$ IFF N = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the N (negative) bit and causes a branch if it is clear. That is, branch if the sign of the twos complement result is positive.

Addressing Mode: Relative

**Comments:** When used after an operation on signed binary values, this instruction will branch if the result (possibly invalid) is positive. It is generally preferred to use the BGE instruction after signed operations.

# BRA

**Branch Always** 

Source Forms:BRA dd; LBRA DDDDOperation:TEMP ← MI<br/>PC' ← PC + TEMPCondition Codes:Not affected.Description:Causes an unconditional branch.

Addressing Mode: Relative

**BRA** 

## BRN

**Branch Never** 

**BRN** 

Source Forms: BRN dd; LBRN DDDD

Operation: TEMP ← MI

Condition Codes: Not affected.

**Description:** Does not cause a branch. This instruction is essentially a no operation, but has a bit pattern logically related to branch always.

Addressing Mode: Relative

# BSR

### **Branch to Subroutine**

**BSR** 

Source Forms: BSR dd; LBSR DDDD

**Operation:** TEMP  $\leftarrow$  MI SP'  $\leftarrow$  SP - 1, (SP)  $\leftarrow$  PCL SP'  $\leftarrow$  SP - 1, (SP)  $\leftarrow$  PCH PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** The program counter is pushed onto the stack. The program counter is then loaded with the sum of the program counter and the offset.

Addressing Mode: Relative

**Comments:** A return from subroutine (RTS) instruction is used to reverse this process and must be the last instruction executed in a subroutine.

## BVC

#### Branch on Overflow Clear

BVC

Source Forms: BVC dd; LBVC DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF V = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the V (overflow) bit and causes a branch if it is clear. That is, branch if the twos complement result was valid. When used after an operation on twos complement binary values, this instruction will branch if there was no overflow.

Addressing Mode: Relative

# BVS

### **Branch on Overflow Set**

**BVS** 

Source Forms: BVS dd; LBVS DDDD

Operation: TEMP←MI IFF V = 1 then PC'←PC+TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the V (overflow) bit and causes a branch if it is set. That is, branch if the twos complement result was invalid. When used after an operation on twos complement binary values, this instruction will branch if there was an overflow.

Addressing Mode: Relative

# CLR

Clear

# CLR

H

Source Form: CLR Q

**Operation:** TEMP←M M-0016

**Condition Codes:** H - Not affected. N - Always cleared.

- Z Always set.
  V Always cleared.
  C Always cleared.

**Description:** Accumulator A or B or memory location M is loaded with 00000000. Note that the EA is read during this operation.

Addressing Modes: Inherent Extended Direct Indexed

### CMP (8-Bit) Compare Memory from Register

CMP (8-Bit)

Source Forms: CMPA P; CMPB P

**Operation:** TEMP←R-M

Condition Codes: H - Undefined.

N - Set if the result is negative; cleared otherwise.

- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a borrow is generated; cleared otherwise.

Compares the contents of memory location to the contents of the **Description:** specified register and sets the appropriate condition codes. Neither memory location M nor the specified register is modified. The carry flag represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate Extended Direct Indexed

## CMP (16-Bit) Compare Memory from Register CMP (16-Bit)

Source Forms: CMPD P; CMPX P; CMPY P; CMPU P; CMPS P

Operation: TEMP←R - M:M+1

Condition Codes: H - Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.

C — Set if a borrow is generated; cleared otherwise.

**Description:** Compares the 16-bit contents of the concatenated memory locations M:M + 1 to the contents of the specified register and sets the appropriate condition codes. Neither the memory locations nor the specified register is modified unless autoincrement or autodecrement are used. The carry flag represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate Extended Direct Indexed

# COM

Complement

COM

Source Forms: COM Q; COMA; COMB

**Operation:**  $M' \leftarrow O + \overline{M}$ 

Condition Codes: H - Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always set.

**Description:** Replaces the contents of memory location M or accumulator A or B with its logical complement. When operating on unsigned values, only BEQ and BNE branches can be expected to behave properly following a COM instruction. When operating on twos complement values, all signed branches are available.

Addressing Modes: Inherent Extended Direct Indexed

### **CWAI**

#### **Clear CC bits and Wait for Interrupt**

### CWAI

Source Form:	CWAI #\$XX E F H I N Z V C				
Operation:	CCR $\leftarrow$ CCR $\land$ MI (Possibly clear masks) Set E (entire state saved) SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ PCL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ PCH SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ USL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ USH SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IYL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IYL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IXL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IXL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ DPR SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ ACCB SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ ACCA SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ CCR				
Condition Codes:	Affected according to the operation.				
Description:	This instruction ANDs an immediate byte wit register which may clear the interrupt mask bi entire machine state on the hardware stack and terrupt. When a non-masked interrupt occurs state information need be saved before vector handling routine. This instruction replaced the quence, but does not place the buses in a high FIRQ (fast interrupt request) may enter its inte				

the condition code I and F, stacks the then looks for an inno further machine ing to the interrupt AC6800 CLI WAI se-

impedance state. A FIRQ (fast interrupt request) may enter its interrupt handler with its entire machine state saved. The RTI (return from interrupt) instruction will automatically return the entire machine state after testing the E (entire) bit of the recovered condition code register.

### Addressing Mode: Immediate

Comments:

The following immediate values will have the following results:

FF = enable neither  $EF = enable \overline{IRQ}$  $BF = enable \overline{FIRQ}$ AF = enable both

## DAA

#### **Decimal Addition Adjust**

#### Source Form: DAA

Operation:

 $ACCA' \leftarrow ACCA + CF (MSN):CF(LSN)$ where CF is a Correction Factor, as follows: the CF for each nibble (BCD) digit is determined separately, and is either 6 or 0.

Least Significant Nibble CF(LSN) = 6 IFF 1) C = 1or 2) LSN > 9

#### Most Significant Nibble

CF(MSN) = 6 IFF 1) C = 1 or 2) MSN > 9 or 3) MSN > 8 and LSN > 9

#### **Condition Codes:**

- H Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Undefined.
- C Set if a carry is generated or if the carry bit was set before the operation; cleared otherwise.

#### **Description:**

The sequence of a single-byte add instruction on accumulator A (either ADDA or ADCA) and a following decimal addition adjust instruction results in a BCD addition with an appropriate carry bit. Both values to be added must be in proper BCD form (each nibble such that:  $0 \le nibble \le 9$ ). Multiple-precision addition must add the carry generated by this decimal addition adjust into the next higher digit during the add operation (ADCA) immediately prior to the next decimal addition adjust.

Addressing Mode: Inherent

# DEC

Decrement

Source Forms: DEC Q; DECA; DECB

Operation: M'←M-1

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if the original operand was 10000000; cleared otherwise.

C - Not affected.

**Description:** Subtract one from the operand. The carry bit is not affected, thus allowing this instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are available.

Addressing Modes: Inherent Extended Direct Indexed

## EOR

**Exclusive OR** 



Source Forms: EORA P; EORB P

**Operation:**  $R' \leftarrow R \oplus M$ 

Condition Codes: H - Not affected.

N - Set if the result is negative; cleared otherwise.

Z - Set if the result is zero; cleared otherwise.

V - Always cleared.

C - Not affected.

**Description:** The contents of memory location M is exclusive ORed into an 8-bit register.

Addressing Modes: Immediate Extended Direct Indexed

EXG

**Exchange Registers** 

Source Form: EXG R1,R2

Operation: R1 -- R2

Condition Codes: Not affected (unless one of the registers is the condition code register).

**Description:** Exchanges data between two designated registers. Bits 3-0 of the postbyte define one register, while bits 7-4 define the other, as follows:

0000 = A:B	1000 = A
0001 = X	1001 = B
0010 = Y	1010 = CCR
0011 = US	1011 = DPR
0100 = SP	1100 = Undefined
0101 = PC	1101 = Undefined
0110 = Undefined	1110 = Undefined
0111 = Undefined	1111 = Undefined

Only like size registers may be exchanged. (8-bit with 8-bit or 16-bit with 16-bit.)

Addressing Mode: Immediate

# INC

Increment

# INC

Source Forms	INC Q; INCA; INCB
--------------	-------------------

Operation:  $M' \leftarrow M + 1$ 

Condition Codes: H - Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.

V — Set if the original operand was 01111111; cleared otherwise.

C - Not affected.

**Description:** Adds to the operand. The carry bit is not affected, thus allowing this instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only the BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are correctly available.

Addressing Modes: Inherent Extended Direct Indexed

## JMP

Jump

### JMP

Source Form: JMP EA

Operation: PC'←EA

Condition Codes: Not affected.

**Description:** Program control is transferred to the effective address.

Addressing Modes: Extended Direct Indexed

# JSR

### Jump to Subroutine

**JSR** 

Source Form: JSR EA

**Operation:**  $SP' \leftarrow SP - 1, (SP) \leftarrow PCL$  $SP' \leftarrow SP - 1, (SP) \leftarrow PCH$  $PC' \leftarrow EA$ 

Condition Codes: Not affected.

**Description:** Program control is transferred to the effective address after storing the return address on the hardware stack. A RTS instruction should be the last executed instruction of the subroutine.

Addressing Modes: Extended Direct Indexed

### LD (8-Bit)

Load Register from Memory

## LD (8-Bit)

Source Forms: LDA P; LDB P

Operation: R'←M

Condition Codes: H — Not affected. N — Set if the loaded data is negative; cleared otherwise. Z — Set if the loaded data is zero; cleared otherwise. V — Always cleared. C — Not affected.

**Description:** Loads the contents of memory location M into the designated register.

Addressing Modes: Immediate Extended Direct Indexed

### LD (16-Bit) Load Register from Memory

### LD (16-Bit)

LDD P; LDX P: LDY P; LDS P; LDU P Source Forms:

 $R' \leftarrow M:M + 1$ **Operation:** 

**Condition Codes:** H - Not affected.

N — Set if the loaded data is negative; cleared otheriwse.

Z - Set if the loaded data is zero; cleared otherwise.

V — Always cleared.

C - Not affected.

**Description:** Load the contents of the memory location M:M+1 into the designated 16-bit register.

Addressing Modes: Immediate Extended Direct Indexed

# LEA

Load Effective Address

Source Forms: LEAX, LEAY, LEAS, LEAU

Operation: R'← EA

Condition Codes: H — Not affected.

N — Not affected.

- Z LEAX, LEAY: Set if the result is zero; cleared otherwise. LEAS, LEAU: Not affected.
- V Not affected.
- C Not affected.

Description:

Calculates the effective address from the indexed addressing mode and places the address in an indexable register.

LEA

LEAX and LEAY affect the Z (zero) bit to allow use of these registers as counters and for MC6800 INX/DEX compatibility.

LEAU and LEAS do not affect the Z bit to allow cleaning up the stack while returning the Z bit as a parameter to a calling routine, and also for MC6800 INS/DES compatibility.

#### Addressing Mode: Indexed

#### Comments:

Due to the order in which effective addresses are calculated internally, the LEAX, X + + and LEAX, X + do not add 2 and 1 (respectively) to the X register; but instead leave the X register unchanged. This also applies to the Y, U, and S registers. For the expected results, use the faster instruction LEAX 2, X and LEAX 1, X.

Some examples of LEA instruction uses are given in the following table.


Instruction		Operation	Comment
LEAX	10, X	X + 10 – X	Adds 5-bit constant 10 to X
LEAX	500, X	X + 500 - X	Adds 16-bit constant 500 to X
LEAY	Α, Υ	Y + A - Y	Adds 8-bit accumulator to Y
LEAY	D, Y	Y + D - Y	Adds 16-bit D accumulator to Y
LEAU	– 10, U	U – 10 – U	Subtracts 10 from U
LEAS	- 10, S	S – 10 – S	Used to reserve area on stack
LEAS	10, S	S+10-S	Used to 'clean up' stack
LEAX	5, S	S+5-X	Transfers as well as adds

# LSL

Logical Shift Left

Source Forms:

Operation:



LSL Q; LSLA; LSLB

Condition Codes: H — Undefined.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Loaded with the result of the exclusive OR of bits six and seven of the original operand.

LSL

C — Loaded with bit seven of the original operand.

**Description:** Shifts all bits of accumulator A or B or memory location M one place to the left. Bit zero is loaded with a zero. Bit seven of accumulator A or B or memory location M is shifted into the C (carry) bit.

- Addressing Modes: Inherent Extended Direct Indexed
- **Comments:** This is a duplicate assembly-language mnemonic for the single machine instruction ASL.


# LSR

Logical Shift Right

Source Forms:

**Operation:** 

LSR Q; LSRA; LSRB



**Condition Codes:** 

- H Not affected.N Always cleared.
- Z Set if the result is zero; cleared otherwise.
- V Not affected.
- C Loaded with bit zero of the original operand.

**Description:** Performs a logical shift right on the operand. Shifts a zero into bit seven and bit zero into the C (carry) bit.

Addressing Modes: Inherent Extended Direct Indexed LSR

# MUL

Multiply

## MUL

Source Form:	MUL
--------------	-----

### Operation: ACCA': ACCB' - ACCA × ACCB

Condition Codes: H — Not affected.

- N Not affected.
- Z Set if the result is zero; cleared otherwise.
- V Not affected.
- C Set if ACCB bit 7 of result is set; cleared otherwise.
- **Description:** Multiply the unsigned binary numbers in the accumulators and place the result in both accumulators (ACCA contains the most-significant byte of the result). Unsigned multiply allows multiple-precision operations.
- Addressing Mode: Inherent
- **Comments:** The C (carry) bit allows rounding the most-significant byte through the sequence: MUL, ADCA #0.

# NEG

Negate

Source Forms: NEG Q; NEGA; NEGB **Operation:**  $M' \leftarrow 0 - M$ Condition Codes: H - Undefined. N - Set if the result is negative; cleared otherwise. Z — Set if the result is zero; cleared otherwise. V — Set if the original operand was 10000000. C — Set if a borrow is generated; cleared otherwise. **Description:** Replaces the operand with its twos complement. The C (carry) bit represents a borrow and is set to the inverse of the resulting binary carry. Note that 8016 is replaced by itself and only in this case is the V (overflow) bit set. The value 0016 is also replaced by itself, and only in this case is the C (carry) bit cleared. Addressing Modes: Inherent

Addressing Modes: Inherent Extended Direct

# NOP

No Operation

## NOP

Source Form: NOP

Operation: Not affected.

**Condition Codes:** This instruction causes only the program counter to be incremented. No other registers or memory locations are affected.

Addressing Mode: Inherent

# OR

#### Inclusive OR Memory into Register

Source Forms: ORA P; ORB P

Operation:  $R' \leftarrow R \lor M$ 

Condition Codes: H - Not affected.

N — Set if the result is negative; cleared otherwise.

Z - Set if the result is zero; cleared otherwise.

V — Always cleared.

C - Not affected.

**Description:** Performs an inclusive OR operation between the contents of accumulator A or B and the contents of memory location M and the result is stored in accumulator A or B.

Addressing Modes: Immediate Extended Direct Indexed

### OR

Inclusive OR Memory Immediate into Condition Code Register



Source Form:	ORCC	#XX
--------------	------	-----

Operation: R'← R v MI

**Condition Codes:** Affected according to the operation.

**Description:** Performs an inclusive OR operation between the contents of the condition code registers and the immediate value, and the result is placed in the condition code register. This instruction may be used to set interrupt masks (disable interrupts) or any other bit(s).

Addressing Mode: Immediate

# PSHS

### Push Registers on the Hardware Stack

## PSHS

Source Form: PSHS register list PSHS #LABEL Postbyte: b7 b6 b5 b4 b3 b2 b1 bO PCU Y X DPB Α CC push order----> **Operation:** IFF b7 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ IFF b6 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$ IFF b5 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$ IFF b4 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$ IFF b3 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$ IFF b2 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$ IFF b1 of postbyte set, then: SP' ← SP - 1, (SP) ← ACCA IFF b0 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ 

Condition Codes: Not affected.

**Description:** All, some, or none of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself).

Addressing Mode: Immediate

**Comments:** A single register may be placed on the stack with the condition codes set by doing an autodecrement store onto the stack (example: STX, --S).

### PSHU

#### Push Registers on the User Stack

### **PSHU**

Source Form:	PSHU register list PSHU #LABEL Postbyte:							
	b7	b6	b5	b4	b3	b2	b1	b0
	PC	U	Y	X	DP	В	A	CC
	push order>							
Oneretien			h7 a6				46.0	110

Operation:IFF b7 of postbyte set, then: $US' \leftarrow US - 1$ ,  $(US) \leftarrow PCL$ <br/> $US' \leftarrow US - 1$ ,  $(US) \leftarrow PCH$ IFF b6 of postbyte set, then: $US' \leftarrow US - 1$ ,  $(US) \leftarrow SPL$ <br/> $US' \leftarrow US - 1$ ,  $(US) \leftarrow SPH$ IFF b5 of postbyte set, then: $US' \leftarrow US - 1$ ,  $(US) \leftarrow IYL$ <br/> $US' \leftarrow US - 1$ ,  $(US) \leftarrow IYH$ IFF b4 of postbyte set, then: $US' \leftarrow US - 1$ ,  $(US) \leftarrow IXL$ <br/> $US' \leftarrow US - 1$ ,  $(US) \leftarrow IXL$ <br/> $US' \leftarrow US - 1$ ,  $(US) \leftarrow IXH$ IFF b3 of postbyte set, then: $US' \leftarrow US - 1$ ,  $(US) \leftarrow DPR$ <br/>IFF b2 of postbyte set, then:US'  $\leftarrow US - 1$ ,  $(US) \leftarrow ACCB$ <br/>IFF b1 of postbyte set, then: $US' \leftarrow US - 1$ ,  $(US) \leftarrow ACCA$ <br/>IFF b0 of postbyte set, then:

Condition Codes: Not affected.

**Description:** All, some, or none of the processor registers are pushed onto the user stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate

**Comments:** A single register may be placed on the stack with the condition codes set by doing an autodecrement store onto the stack (example: STX, - - U).

### PULS

### Pull Registers from the Hardware Stack

PULS

Source Form:

PULS register list PULS #LABEL							
Po	stby	te:					
b7	b6	b5	b4	b3	b2	b1	<b>b0</b>
PC	U	Y	X	DP	В	A	CC
←pull order							

Operation:	IFF b0 of post	byte set, then:	CCR'	← (SP), SP' ← SP + 1
	IFF b1 of post	byte set, then:	ACCA'	← (SP), SP' ← SP + 1
	IFF b2 of post	byte set, then:	ACCB'	← (SP), SP' ← SP + 1
	IFF b3 of post	byte set, then:	DPR'	← (SP), SP' ← SP + 1
	IFF b4 of post	byte set, then:	IXH'	← (SP), SP' ← SP + 1
			IXL'	← (SP), SP' ← SP + 1
	IFF b5 of post	byte set, then:	IYH'	← (SP), SP' ← SP + 1
			IYL'	← (SP), SP' ← SP + 1
	IFF b6 of post	byte set, then:	USH'	← (SP), SP' ← SP + 1
			USL'	$\leftarrow$ (SP), SP' $\leftarrow$ SP + 1
	IFF b7 of post	byte set, then:	PCH'	$\leftarrow$ (SP), SP' $\leftarrow$ SP + 1
			PCL'	← (SP), SP' ← SP + 1

Condition Codes: May be pulled from stack; not affected otherwise.

All, some, or none of the processor registers are pulled from the **Description:** hardware stack (with the exception of the hardware stack pointer itself).

Addressing Mode: Immediate

Comments: A single register may be pulled from the stack with condition codes set by doing an autoincrement load from the stack (example: LDX, S + +).

# PULU

### Pull Registers from the User Stack

PULU

Source Form: PULU register list PULU #LABEL Postbyte: b7 b6 b5 b4 b3 b2 b1 b0 PC U Y X DP B A CC ←----- pull order

Operation:	IFF b0 of postbyte set, then:	
	IFF b1 of postbyte set, then:	$ACCA' \leftarrow (US), US' \leftarrow US + 1$
	IFF b2 of postbyte set, then:	$ACCB' \leftarrow (US), US' \leftarrow US + 1$
	IFF b3 of postbyte set, then:	$DPR' \leftarrow (US), US' \leftarrow US + 1$
	IFF b4 of postbyte set, then:	$IXH' \leftarrow (US), US' \leftarrow US + 1$
		$IXL' \leftarrow (US), US' \leftarrow US + 1$
	IFF b5 of postbyte set, then:	$IYH' \leftarrow (US), US' \leftarrow US + 1$
		$IYL' \leftarrow (US), US' \leftarrow US + 1$
	IFF b6 of postbyte set, then:	$SPH' \leftarrow (US), US' \leftarrow US + 1$
		$SPL' \leftarrow (US), US' \leftarrow US + 1$
	IFF b7 of postbyte set, then:	PCH $\leftarrow$ (US), US' $\leftarrow$ US + 1
		PCL' $\leftarrow$ (US), US' $\leftarrow$ US + 1

Condition Codes: May be pulled from stack; not affected otherwise.

**Description:** All, some, or none of the processor registers are pulled from the user stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate

Comments: A single register may be pulled from the stack with condition codes set by doing an autoincrement load from the stack (example: LDX, U + +).


# ROL

**Rotate Left** 

Source Forms:

### ROL Q; ROLA; ROLB

**Operation:** 



Condition Codes: H - Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Loaded with the result of the exclusive OR of bits six and seven of the original operand.

C - Loaded with bit seven of the original operand.

**Description:** Rotates all bits of the operand one place left through the C (carry) bit. This is a 9-bit rotation.

Addressing Mode: Inherent Extended Direct Indexed ROL

# ROR

**Rotate Right** 

ROR

ROR Q; RORA; RORB Source Forms: **Operation:** C b7 b0 **Condition Codes:** H - Not affected. N — Set if the result is negative; cleared otherwise. Z — Set if the result is zero; cleared otherwise. V - Not affected. C — Loaded with bit zero of the previous operand. **Description:** Rotates all bits of the operand one place right through the C (carry) bit. This is a 9-bit rotation. Addressing Modes: Inherent Extended Direct Indexed

A-58

#### **Return from Interrupt**

RTI

Source Form:

**Operation:**  $CCR' \leftarrow (SP), SP' \leftarrow SP + 1$ , then

RTI

IFF CCR bit E is set, then:	ACCB	$\begin{array}{l}  \leftarrow (SP), SP' \leftarrow SP + 1 \\  \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \\ \leftarrow (SP), SP' \leftarrow SP + 1 \end{array}$
IFF CCR bit E is clear, then:		← (SP), SP' ← SP + 1 ← (SP), SP' ← SP + 1

Condition Codes: Recovered from the stack.

The saved machine state is recovered from the hardware stack and Description: control is returned to the interrupted program. If the recovered E (entire) bit is clear, it indicates that only a subset of the machine state was saved (return address and condition codes) and only that subset is recovered.

Addressing Mode: Inherent

# RTS

**Return from Subroutine** 

RTS

Source Form: RTS

Operation: $PCH' \leftarrow (SP), SP' \leftarrow SP + 1$  $PCL' \leftarrow (SP), SP' \leftarrow SP + 1$ 

Condition Codes: Not affected.

**Description:** Program control is returned from the subroutine to the calling program. The return address is pulled from the stack.

Addressing Mode: Inherent

# SBC

Subtract with Borrow

Source Forms:	SBCA P; SBCB P
Operation:	$R' \leftarrow R - M - C$
Condition Codes:	<ul> <li>H — Undefined.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if an overflow is generated; cleared otherwise.</li> <li>C — Set if a borrow is generated; cleared otherwise.</li> </ul>
Description:	Subtracts the contents of memory location M and the borrow (in the C (carry) bit) from the contents of the designated 8-bit register, and places the result in that register. The C bit represents a borrow and is set to the inverse of the resulting binary carry.
Addressing Modes	Extended

Direct Indexed

## SEX

Sign Extended



Source Form:	SEX	
Operation:	If bit seven of ACCB is set then ACCA' ← FF16 else ACCA' ← 0016	
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Not affected.</li> <li>C — Not affected.</li> </ul>	
Description:	This instruction transforms a twos complement 8-bit value in a cumulator B into a twos complement 16-bit value in the D a cumulator.	

## ST (8-Bit)

Store Register Into Memory

## ST (8-Bit)

Source Forms: STA P; STB P

Operation: M'←R

Condition Codes: H — Not affected. N — Set if the result is negative; cleared otherwise. Z — Set if the result is zero; cleared otherwise. V — Always cleared.

C — Not affected.

Description: Writes the contents of an 8-bit register into a memory location.

Addressing Modes: Extended Direct Indexed

## ST (16-Bit)

Store Register into Memory

# ST (16-Bit)

Source Forms: STD P; STX P; STY P; STS P; STU P

Operation: M':M + 1' ← R

Condition Codes: H - Not affected.

N — Set if the result is negative; cleared otherwise.

- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Not affected.

**Description:** Writes the contents of a 16-bit register into two consecutive memory locations.

Addressing Modes: Extended Direct Indexed

### SUB (8-Bit) Subtract Memory from Register

### SUB (8-Bit)

Source Forms: SUBA P; SUBB P

**Operation:**  $R' \leftarrow R - M$ 

**Condition Codes:** H - Undefined.

N - Set if the result is negative; cleared otherwise.

Z - Set if the result is zero; cleared otherwise.

V — Set if the overflow is generated; cleared otherwise.

C - Set if a borrow is generated; cleared otherwise.

Subtracts the value in memory location M from the contents of a **Description:** designated 8-bit register. The C (carry) bit represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate Extended Direct Indexed

## SUB (16-Bit) Subtract Memory from Register SUB (16-Bit)

Source Forms:	SUBD P
Operation:	R'←R – M:M + 1
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if the overflow is generated; cleared otherwise.</li> <li>C — Set if a borrow is generated; cleared otherwise.</li> </ul>
Description:	Subtracts the value in memory location $M:M + 1$ from the contents of a designated 16-bit register. The C (carry) bit represents a borrow and is set to the inverse of the resulting binary carry.
Addressing Modes:	Immediate Extended

Direct Indexed

A-66

## SWI

#### Software Interrupt

### SWI

Source Form:

SWI

**Operation:** 

Set I, F (mask interrupts) PC' ← (FFFA):(FFFB)

Condition Codes: Not affected.

**Description:** All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt vector. Both the normal and fast interrupts are masked (disabled).

## SWI2

#### Software Interrupt 2

### SWI2

Source Form: SWI2

**Operation:** 

Set E (entire state saved)  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$  $PC' \leftarrow (FFF4):(FFF5)$ 

Condition Codes: Not affected.

**Description:** All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 2 vector. This interrupt is available to the end user and must not be used in packaged software. This interrupt does not mask (disable) the normal and fast interrupts.

## SWI3

#### Software Interrupt 3

SWI3

Source Form:

SWI 3

**Operation:** 

Set E (entire state will be saved)  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$  $PC' \leftarrow (FFF2):(FFF3)$ 

Condition Codes: Not affected.

**Description:** All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 3 vector. This interrupt does not mask (disable) the normal and fast interrupts.

## SYNC

Synchronize to External Event

SYNC

Source Form: SYNC

**Operation:** Stop processing instructions

Condition Codes: Not affected.

**Description:** When a SYNC instruction is excuted, the processor enters a synchronizing state, stops processing instructions, and waits for an interrupt. When an interrupt occurs, the synchronizing state is cleared and processing continues. If the interrupt is enabled, and it lasts three cycles or more, the processor will perform the interrupt routine. If the interrupt is masked or is shorter than three cycles, the processor simply continues to the next instruction. While in the synchronizing state, the address and data buses are in the high-impedance state.

This instruction provides software synchronization with a hardware process. Consider the following example for high-speed acquisition of data:

FAST	SYNC Interrupt!		WAIT FOR DATA
	LDA	DISC	DATA FROM DISC AND CLEAR INTERRUPT
	STA	,X +	PUT IN BUFFER
	DECB		COUNT IT, DONE?
	BNE	FAST	GO AGAIN IF NOT.

The synchronizing state is cleared by any interrupt. Of course, enabled interrupts at this point may destroy the data transfer and, as such, should represent only emergency conditions.

The same connection used for interrupt-driven I/O service may also be used for high-speed data transfers by setting the interrupt mask and using the SYNC instruction as the above example demonstrates.

## TFR

**Transfer Register to Register** 

Source Form: TFR R1, R2

Operation: R1→R2

Condition Code: Not affected unless R2 is the condition code register.

**Description:** Transfers data between two designated registers. Bits 7-4 of the postbyte define the source register, while bits 3-0 define the destination register, as follows:

0000 = A:B	1000 = A
0001 = X	1001 = B
0010 = Y	1010 = CCR
0011 = US	1011 = DPR
0100 = SP	1100 = Undefined
0101 = PC	1101 = Undefined
0110 = Undefined	1110 = Undefined
0111 = Undefined	1111 = Undefined

Only like size registers may be transferred. (8-bit to 8-bit, or 16-bit to 16-bit.)

Addressing Mode: Immediate

# TST

Test

TST

- Source Forms: TST Q; TSTA; TSTB
- Operation: TEMP ← M 0
- Condition Codes: H Not affected.
  - N Set if the result is negative; cleared otherwise.
  - Z Set if the result is zero; cleared otherwise.
  - V Always cleared.
  - C Not affected.
- **Description:** Set the N (negative) and Z (zero) bits according to the contents of memory location M, and clear the V (overflow) bit. The TST instruction provides only minimum information when testing unsigned values; since no unsigned value is less than zero, BLO and BLS have no utility. While BHI could be used after TST, it provides exactly the same control as BNE, which is preferred. The signed branches are available.
- Addressing Modes: Inherent Extended Direct Indexed

Comments: The MC6800 processor clears the C (carry) bit.



#### Fast Interrupt Request (Hardware Interrupt)



**Operation:** 

IFF F bit clear, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ Clear E (subset state is saved)  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ Set F, I (mask further interrupts)  $PC' \leftarrow (FFF6):(FFF7)$ 

Condition Codes: Not affected.

A FIRQ (fast interrupt request) with the F (fast interrupt request **Description:** mask) bit clear causes this interrupt sequence to occur at the end of the current instruction. The program counter and condition code register are pushed onto the hardware stack. Program control is transferred through the fast interrupt request vector. An RTI (return from interrupt) instruction returns the processor to the original task. It is possible to enter the fast interrupt request routine with the entire machine state saved if the fast interrupt request occurs after a clear and wait for interrupt instruction. A normal interrupt request has lower priority than the fast interrupt request and is prevented from interrupting the fast interrupt request routine by automatic setting of the I (interrupt request mask) bit. This mask bit could then be reset during the interrupt routine if priority was not desired. The fast interrupt request allows operations on memory, TST, INC, DEC, etc. instructions without the overhead of saving the entire machine state on the stack.

IRQ

Interrupt Request (Hardware Interrupt)



**Operation:** IFF I bit clear, then:

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$  Set E (entire state saved)  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$  Set I (mask further IRQ interrupts) $PC' \leftarrow (FFF8):(FFF9)$ 

#### Condition Codes: Not affected.

**Description:** If the I (interrupt request mask) bit is clear, a low level on the IRQ input causes this interrupt sequence to occur at the end of the current instruction. Control is returned to the interrupted program using a RTI (return from interrupt) instruction. A FIRQ (fast interrupt request) may interrupt a normal IRQ (interrupt request) routine and be recognized anytime after the interrupt vector is taken.

# NMI

#### Non-Maskable Interrupt (Hardware Interrupt)

NMI

**Operation:** 

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$  Set E (entire state save) $SP' \leftarrow (FFFC): (FFFD)$ 

#### Condition Codes: Not affected.

#### **Description:**

A negative edge on the NMI (non-maskable interrupt) input causes all of the processor's registers (except the hardware stack pointer) to be pushed onto the hardware stack, starting at the end of the current instruction. Program control is transferred through the NMI vector. Successive negative edges on the NMI input will cause successive NMI operations. Non-maskable interrupt operation can be internally blocked by a RESET operation and any non-maskable interrupt that occurs will be latched. If this happens, the nonmaskable interrupt operation will occur after the first load into the stack pointer (LDS; TFR r,s; EXG r,s; etc.) after RESET.

## RESTART

### Restart (Hardware Interrupt)

## RESTART

Operation:  $CCR' \leftarrow X1X1XXXX$   $DPR' \leftarrow 0016$  $PC' \leftarrow (FFFE):(FFFF)$ 

Condition Codes: Not affected.

**Description:** The processor is initialized (required after power-on) to start program execution. The starting address is fetched from the restart vector.

Addressing Mode: Extended Indirect

### APPENDIX B ASSIST09 MONITOR PROGRAM

#### **B.1 GENERAL DESCRIPTION**

The M6809 is a high-performance microprocessor which supports modern programming techniques such as position-independent, reentrancy, and modular programming. For a software monitor to take advantage of such capabilities demands a more refined and sophisticated user interface than that provided by previous monitors. ASSIST09 is a monitor which supports the advanced features that the M6809 makes possible. ASSIST09 features include the following:

- Coded in a position (address) independent manner. Will execute anywhere in the 64K address space.
- Multiple means available for installing user modifications and extensions.
- Full complement of commands for program development including breakpoint and trace.
- Sophisticated monitor calls for completely address-independent user program services.
- RAM work area is located relative to the ASSIST09 ROM, not at a fixed address as with other monitors.
- Easily adapted to real-time environments.
- Hooks for user command tables, I/O handlers, and default specifications.
- A complete user interface with services normally only seen in full disk operating systems.

The concise instruction set of the M6809 allows all of these functions and more to be contained in only 2048 bytes.

The ASSIST09 monitor is easily adapted to run under control of a real-time operating system. A special function is available which allows voluntary time-slicing, as well as forced time-slicing upon the use of several service routines by a user program.

#### **B.2 IMPLEMENTATION REQUIREMENTS**

Since ASSIST09 was coded in an address-independent manner, it will properly execute anywhere in the 64K address space of the M6809. However, an assumption must be made regarding the location of a work area needed to hold miscellaneous variables and the default stack location. This work area is called the page work area and it is addressed within ASSIST09 by use of the direct page register. It is located relative to the start of the ASSIST09 ROM by an offset of -1900 hexadecimal. Assuming ASSIST09 resides at the top of the memory address space for direct control of the hardware interrupt vectors, the memory map would appear as shown in Figure B-1.




Figure B-1. Memory Map

If F800 is not the start of the monitor ROM the addresses would change, but the relative locations would remain the same except for the programmable timer module (PTM) and asynchronous communications interface adapter (ACIA) default addresses which are fixed.

The default console input/output handlers access an ACIA located at E008. For trace commands, a PTM with default address E000 is used to force an NMI so that single instructions may be executed. These default addresses may easily be changed using one of several methods. The console I/O handlers may also be replaced by user routines. The PTM is initialized during the MONITR service call (see Paragraph B.9 SERVICES) to fireup the monitor unless its default address has been changed to zero, in which case no PTM references will occur.

#### **B.3 INTERRUPT CONTROL**

Upon reset, a vector table is created which contains, among other things, default interrupt vector handler appendage addresses. These routines may easily be replaced by user appendages with the vector swap service described later. The default actions taken by the appendages are as follows:

RESET — Build the ASSIST09 vector table and setup monitor defaults, then invoke the monitor startup routine.

SWI — Request a service from ASSIST09.

FIRQ — An immediate RTI is done.

SWI2, SWI3, IRQ, Reserved, NMI — Force a breakpoint and enter the command processor.

The use of IRQ is recommended as an abort function during program debugging sessions, as breakpoints and other ASSIST09 defaults are reinitialized upon RESET. Only the primary software interrupt instruction (SWI) is used, not the SWI2 or SWI3. This avoids page fault problems which would otherwise occur with a memory management unit as the SWI2 and SWI3 instructions do not disable interrupts.

Counter number one of the PTM is used to cause an NMI interrupt for the trace and breakpoint commands. At RESET the control register for timer one is initialized for tracing purposes. If no tracing or breakpointing is done then the entire PTM is available to the user. Otherwise, only counters two and three are available. Although control register two must be used to initialize control register one, ASSIST09 returns control register two to the same value it has after a RESET occurs. Therefore, the only condition imposed on a user program is that if the "operate/preset" bit in control register one must be turned on, \$A7 should be stored, \$A6 should be stored if it must be turned off.

#### **B.4 INITIALIZATION**

During ASSIST09 execution, a vector table is used to address certain service routines and default values. This table is generated to provide easily changed control information for user modifications. The first byte of the ASSIST09 ROM contains the start of a subroutine which initializes the vector table along with setting up certain default values before returning to the caller.

If the ASSIST09 RESET vector receives control, it does three things:

- 1. Assigns a default stack in the work space,
- 2. Calls the aforementioned subroutine to initialize the vector table, and
- 3. Fires up the ASSIST09 monitor proper with a MONITR SWI service request.

However, a user routine can perform the same functions with a bonus. After calling the vector intitialization subroutine, it may examine or alter any of the vector table values before starting normal ASSIST09 processing. Thus, a user routine may "bootstrap" ASSIST09 and alter the default standard values.

Another method of inserting user modifications is to have a user routine reside at an extension ROM location 2K below the start of the ASSIST09 ROM. The vector table initialization routine mentioned above, looks for a "BRA\*" flag (\$20FE) at this address, and if found calls the location following the flag as a subroutine with the U register pointing to the vector table. Since this is done after vector table initialization, any or all defaults may be altered at this time. A big advantage to using this method is that the modifications are "automatic" in that upon a RESET condition the changes are made without overt action required such as the execution of a memory change command.

No special stack is used during ASSIST09 processing. This means that the stack pointer must be valid at all interruptable times and should contain enough room for the stacking of at least 21 bytes of information. The stack in use during the initial MONITR service call to start up ASSIST09 processing becomes the "official" stack. If any later stack validity checks occur, this same stack will be re-based before entering the command handler.

ASSIST09 uses a work area which is addressed at an offset from the start of the ASSIST09 ROM. The offset value is -1900 hexadecimal. This points to the base page used during monitor execution and contains the vector table as well as the start of the default stack. If the default stack is used and it exceeds 81 bytes in size, then contiguous RAM must exist below this base work page for proper extension of the stack.

#### **B5. INPUT/OUTPUT CONTROL**

Output generated by use of the ASSIST09 services may be halted by pressing any key, causing a 'FREEZE' mode to be entered. The next keyboard entry will release this condition allowing normal output to continue. Commands which generate large amounts of output may be aborted by entering CANCEL (CONTROL-X). User programs may also monitor for CANCEL along with the 'FREEZE' condition even when not performing console I/O (PAUSE service).

#### **B.6 COMMAND FORMAT**

There are three possible formats for a command:

- <Command> CR
- <Command> <Expression1> CR
- <Command> <Expression1> <Expression2> CR

The space character is used as the delimiter between the command and all arguments. Two special quick commands need no carriage return, "." and "/". To re-enter a command once a mistake is made, type the CANCEL (CONTROL-X) key.

Each "expression" above consists of one or more values separated by an operator. Values can be hex strings, the letters "P", "M", and "W", or the result of a function. Each hexadecimal string is converted internally to a 16-bit binary number. The letter "P" stands for the current program counter, "M" for the last memory examine/change address, and "W" for the window value. The window value is set by using the WINDOW command.

One function exists and it is the INDIRECT function. The character "@" following a value replaces that value with the 16-bit number obtained by using that value as an address.

Two operators are allowed, "+" and "-" which cause addition and subtraction. Values are operated on in a left-to-right order.

Examples:

480 — hexadecimal 480

- W+3 value of window plus three
- P-200 current program counter minus 200 hexadecimal
- M-W current memory pointer minus window value
- 100@ value of word addressed by the two bytes at 100 hexadecimal
- P + 1@ value addressed by the word located one byte up from the current program counter

#### **B.7 COMMAND LIST**

#### Table B-1 lists the commands available in the ASSIST09 monitor.

Command Name	Description	Command Entry
Breakpoint	Set, clear, display, or delete breakpoints	В
Call	Call program as subroutine	С
Display	Display memory block in hex and ASCII	D
Encode	Return indexed postbyte value	Е
Go	Start or resume program execution	G
Load	Load memory from tape	L
Memory	Examine or alter memory	Μ
	Memory change or examine last referenced	/
	Memory change or examine	hex/
Null	Set new character and new line padding	N
Offset	Compute branch offsets	0
Punch	Punch memory on tape	Р
Registers	Display or alter registers	R
Stlevel	Alter stack trace level value	S
Trace	Trace number of instructions	т
	Trace one instruction	•
Verify	Verify tape to memory load	V
Window	Set a window value	W

#### Table B-1. Command List

#### **B.8 COMMANDS**

Each of the commands are explained on the following pages. They are arranged in alphabetical order by the command name used in the command list. The command name appears at each margin and in slightly larger type for easy reference.

## BREAKPOINT

## BREAKPOINT

Format: Breakpoint Breakpoint – Breakpoint < Address > Breakpoint – < Address >

**Operation:** Set or change the breakpoint table. The first format displays all breakpoints. The second clears the breakpoint table. The third enters an address into the table. The fourth deletes an address from the table. At reset, all breakpoints are deleted. Only instructions in RAM may be breakpointed.

## CALL

### CALL

Format:

Call Call < Address >

**Operation:** Call and execute a user routine as a subroutine. The current program counter will be used unless the address is specified. The user routine should eventually terminate with a "RTS" instruction. When this occurs, a breakpoint will ensue and the program counter will point into the monitor.

## DISPLAY

## DISPLAY

Format: Display < From> Display < From> < Length> Display < From> < To>

**Operation:** Display contents of memory in hexadecimal and ASCII characters. The second argument, when entered, is taken to be a length if it is less than the first, otherwise it is the ending address. A default length of 16 decimal is assumed for the first format. The addresses are adjusted to include all bytes within the surrounding modulo 16 address byte boundary. The CANCEL (CONTROL-X) key may be entered to abort the display. Care must be exercised when the last 15 bytes of memory are to be displayed. The <Length > option should always be used in this case to assure proper termination: D FFE0 40 Examples:

D M 10 — Display 16 bytes surrounding the last memory location examined.

D E000 F000 — Display memory from E000 to F000 hex.

## ENCODE

## ENCODE

Format: Encode < Indexed operand >

- **Operation:** The encode command will return the indexing instruction mode postbyte value from the entered assembler-like syntax operand. This is useful when hand coding instructions. The letter "H" is used to indicate the number of hex digits needed in the expression as shown in the following examples:
  - E,Y Return zero offset to Y register postbyte.
  - E [HHHH,PCR] Return two byte PCR offset using indirection.
  - E [,S + +] Return autoincrement S by two indirect.
  - E H,X Return 5-bit offset from X.

Note that one "H" specifies a 5-bit offset, and that the result given will have zeros in the offset value position. This comand does not detect all incorrectly specified syntax or illegal indexing modes.

# GO

Format: Go Go < Address>

**Operation:** Execute starting from the address given. The first format will continue from the current program counter setting. If it is a breakpoint no break will be taken. This allows continuation from a breakpoint. The second format will breakpoint if the address specified is in the breakpoint list.

### LOAD

### LOAD

GO

#### Format: Load Load < Offset >

**Operation:** Load a tape file created using the S1-S9 format. The offset option, if used, is added to the address on the tape to specify the actual load address. All offsets are positive, but wrap around memory modulo 64K. Depending on the equipment involved, after the load is complete a few spurious characters may still be sent by the input device and interpreted as command characters. If this happens, a CANCEL (CONTROL-X) should be entered to cause such characters to be ignored. If the load was not successful a "?" is displayed.

### MEMORY

## MEMORY

Format: MEMORY < Address>/ < Address>/

**Operation:** Initiate the memory examine/change function. The second format will not accept an expression for the address, only a hex string. The third format defaults to the address displayed during the last memory change/examine function. (The same value is obtained in expressions by use of the letter "M".) After activation, the following actions may be taken until a carriage return is entered:

<expr></expr>	Replaces the byte with the specified value. The value may be an expression.
SPACE	Go to next address and print the byte value.
3	(Comma) Go to next address without printing the byte value.
LF	(Line feed) Go to next address and print it along with the byte value on the next line.
$\wedge$	(Circumflex or Up arrow) Go the previous address and print it along with the byte value on the next line.
1	Print the current address with the byte value on the next line.
CR	(Carriage return) Terminate the command.
' <text>'</text>	Replace succeeding bytes with ASCII characters until the second apostrophe is entered.

If a change attempt fails (i.e., the location is not valid RAM) then a question mark will appear and the next location displayed.

## NULL

NULL

Format: Null < Specification >

**Operation:** Set the new line and character padding count values. The expression value is treated as two values. The upper two hex represent the character pad count, and the lower two the new line pad count (triggered by a carriage return). An expression of less than three hex digits will set the character pad count to zero. The values must range from zero to 7F hexadecimal (127 decimal).

Example:

- N 3 Set the character count to zero and new line count to three.
- N 207 Set character padding count to two and new line count to seven.

Settings for TI Silent 700 terminals are:

Baud	Setting
100	0
300	4
1200	317
2400	72F

### OFFSET

### OFFSET

Format: Offset < Offset addr> < To instruction>

**Operation:** Print the one and two byte offsets needed to perform a branch from the first expression to the instruction. Thus, offsets for branches as well as indexed mode instructions which use offsets may be obtained. If only a four byte value is printed, then a short branch count cannot be done between the two addresses.

Example:

0 P+2 A000 — Compute offsets needed from the current program counter plus two to A000.

## PUNCH

# PUNCH

Format: Punch < From > < To >

Operation: Punch or record formatted binary object tape in S1-S9 (MIKBUG) format.

## REGISTER

## REGISTER

Format: Register

**Operation:** Print the register set and prompt for a change. At each prompt the following may be entered.

SPACE	Skip to the next register prompt
<expr> SPACE</expr>	Replace with the specified value and prompt for the next register.
<expr> CR</expr>	(carriage return) Replace with the specified value and ter- minate the command.
CR	Terminate the command.

MIKBUG is a trademark of Motorola Inc.

## STLEVEL

## STLEVEL

Format: Stlevel Stlevel < Address >

**Operation:** Set the stack trace level for inhibiting tracing information. As long as the stack is at or above the stack level address, the trace display will continue. However, when lower than the address it is inhibited. This allows tracing of a routine without including all subroutine and lower level calls in the trace information. Note that tracing through a ASSIST09 "SWI" service request may also temporarily supress trace output as explained in the description of the trace command. The first format sets the stack trace level to the current program stack value.

## TRACE

TRACE

- Format: Trace < Count> . (period)
- **Operation:** Trace the specified number of instructions. At each trace, the opcode just executed will be shown along with the register set. The program counter in the register display points to the NEXT instruction to be executed. A CANCEL (CONTROL-X) will prematurely halt tracing. The second format (period) will cause a single trace to occur. Breakpoints have no effect during the trace. Selected portions of a trace may be disabled using the STLEVEL command. Instructions in ROM and RAM may be traced, whereas breakpoints may be done only in RAM. When tracing through a ASSIST09 service request, the trace display will be supressed starting two instructions into the monitor until shortly before control is returned to the user program. This is done to avoid an inordinate amount of displaying because ASSIST09, at times, performs a sizeable amount of processing to provide the requested services.

## VERIFY

## VERIFY

Format: Verify Verify <Offset>

**Operation:** Verify or compare the contents of memory to the tape file. This command has the same format and operation as a LOAD command except the file is compared to memory. If the verify fails for any reason a "?" is displayed.

### WINDOW

### WINDOW

Format: Window < Value >

**Operation:** Set the window to a value. This value may be referred to when entering expressions by use of the letter "W". The window may be set to any 16-bit value.

#### **B.9 SERVICES**

The following describes services provided by the ASSIST09 monitor. These services are invoked by using the "SWI" instruction followed by a one byte function code. All services are designed to allow complete address independence both in invocation and operation. Unless specified otherwise, all registers are transparent over the "SWI" call. In the following descriptions, the terms "input handler" and "output handler" are used to refer to appendage routines which may be replaced by the user. The default routines perform standard I/O through an ACIA for console operations to a terminal. The ASCII CANCEL code can be entered on most terminals by depressing the CONTROL and X keys simultaneously. A list of services is given in Table B-2.

#### Table B-2. Services

Service	Entry	Code	Description	
Obtain input character	INCHP	0	Obtain the input character in register A from the input handler	
Output a character	OUTCH	1	Send the character in the register A to the output handler	
Send string	PDATA1	2	Send a string of characters to the output handler	
Send new line and string	PDATA	3	Send a carriage return, line feed, and string of characters to the output handler	
Convert byte to hex	OUT2HS	4	Display the byte pointed to by the X register in hex	
Convert word to hex	OUT4HS	5	Display the word pointed to by the X register in hex	
Output to next line	PCRLF	6	Send a carriage return and line feed to the output handler	
Send space	SPACE	7	Send a blank to the output handler	
Fireup ASSIST09	MONITR	8	Enter the ASSIST09 monitor	
Vector swap	VCTRSW	9	Examine or exchange a vector table entry	
User breakpoint	BRKPT	10	Display registers and enter the command handler	
Program break and check	PAUSE	11	Stop processing and check for a freeze or cancel condition	

### BRKPT

**User Breakpoint** 

BRKPT

Code: 10

#### Arguments: None

- **Result:** A disabled breakpoint is taken. The registers are displayed and the command handler of ASSIST09 is entered.
- **Description:** Establishes user breakpoints. Both SWI2 and SWI3 default appendages cause a breakpoint as well, but do not set the I and F mask bits. However, since they may both be replaced by user routines the breakpoint service always ensures breakpoint availability. These user breakpoints have nothing to do with system breakpoints which are handled differently by the ASSIST09 monitor.

Example:	BRKPT	EQU	10	INPUT CODE FOR BRKPT
		SWI FCB	BRKPT	REQUEST SERVICE FUNCTION CODE BYTE

## INCHP

**Obtain Input Character** 

### INCHP

- Code:
- Arguments: None

0

**Result:** Register A contains a character obtained from the input handler.

**Description:** Control is not returned until a valid input character is received from the input handler. The input character will have its parity bit (bit 7) stripped and forced to a zero. All NULL (\$00) and RUBOUT (\$7F) characters are ignored and not returned to the caller. The ECHO flag, which may be changed by the vector SWAP service, determines whether or not the input character is echoed to the output handler (full duplex operation). The default at reset is to echo input. When a carriage return (\$0D) is received, line feed (\$A0) is automatically sent back to the output handler.

Example:	INCHNP	EQU 0	INPUT CODE FOR INCHP
	SWI FCB	INCHNP	PERFORM SERVICE CALL FUNCTION FOR INCHNP

A REGISTER NOW CONTAINS NEXT CHARACTER

### MONITR

8

Startup ASSIST09

### MONITR

Code:

Arguments: S→Stack to become the "official" stack DP→Direct page default for executed user programs A=0 Call input and output console initialization handlers and give the "ASSIST09" startup message A#0 Go directly to the command handler

**Result:** ASSIST09 is entered and the comand handler given control

**Description:** The purpose for this function is to enter ASSIST09, either after a system reset, or when a user program desires to terminate. Control is not returned unless a "GO" or "CALL" command is done without altering the program counter. ASSIST09 runs on the passed stack, and if a stack error is detected during user program execution this is the stack that is rebased. The direct page register value in use remains the default for user program execution.

The ASSIST09 restart vector routine uses this function to startup monitor processing after calling the vector build subroutine as explained in IN-ITIALIZATION.

If indicated by the A register, the input and output initialization handlers are called followed by the sending of the string "ASSIST09" to the output handler. The programmable timer (PTM) is initialized, if its address is not zero, such that register 1 can be used for causing an NMI during trace commands. The command handler is then entered to perform the command request prompt.

Example:	MONITR	EQU 8	INPUT CODE FOR MONITR
	LOOP *	CLRA TFR A,DP LEAS STACK, PCR SWI FCB MONITR BRA LOOP	PREPARE ZERO PAGE REGISTER AND INITIALIZATION PARAMETER SET DEFAULT PAGE VALUE SETUP DEFAULT STACK VALUE REQUEST SERVICE FUNCTION CODE BYTE REENTER IF FALLOUT OCCURS

## OUTCH

1

**Output a Character** 

OUTCH

OUT2HS

- Arguments: Register A contains the byte to transmit.
- **Result:** The character is sent to the output handler The character is set as follows ONLY if a LINEFEED was the character to transmit:
  - CC = 0 if normal output occurred.
    - CC = 1 if CANCEL was entered during output.

**Description:** If a FREEZE Occurs (any input character is received) then control is not returned to the user routine until the condition is released. The FREEZE condition is checked for only when a linefeed is being sent. Padding null characters (\$00) may be sent following the outputted character depending on the current setting of the NULLS command. For DLE (Data Link Escape), character nulls are never sent. Otherwise, carriage returns (\$00) receive the new line count of nulls, all other characters the character count of nulls.

Example:	OUTCH	EQU	1	INPUT CODE FOR OUTCH
		LDA SWI FCB	#'0 OUTCH	LOAD CHARACTER "0" SEND OUT WITH MONITOR CODE SERVICE CODE BYTE

## OUT2HS

**Convert Byte to Hex** 

Code:

Arguments: Register X points to a byte to display in hex.

- **Result:** The byte is converted to two hex digits and sent to the output handler followed by a blank.
- Example: OUT2HS EQU 4

4

INPUT CODE FOR OUT2HS

LEAX	DATA, PCR	POINT TO 'DATA' TO DECODE
SWI		REQUEST SERVICE
FCB	OUT2HS	SERVICE CODE BYTE

### **OUT4HS**

**Convert Word to Hex** 

**OUT4HS** 

PAUSE

**Code:** 5

Arguments: Register X points to a word (two bytes) to display in hex.

**Result:** The word is converted to four hex digits and sent to the output handler followed by a blank.

Example: OUT4HS

INPUT CODE FOR OUT4HS

LEAX DATA, PCR SWI FCB OUT4HS

EQU 5

LOAD 'DATA' ADDRESS TO DECODE REQUEST ASSIST09 SERVICE SERVICE CODE BYTE

## PAUSE

**Program Break and Check** 

- Code: 11
- Arguments: None

**Result:** CC = 0 For a normal return. CC = 1 If a CANCEL was entered during the interim.

**Description:** The PAUSE service should be used whenever a significant amount of processing is done by a program without any external interaction (such as console I/O). Another use of the PAUSE service is for the monitoring of FREEZE or CANCEL requests from the input handler. This allows multi-tasking operating systems to receive control and possibly re-dispatch other programs in a timeslice-like fashion. Testing for FREEZE and CANCEL conditions is performed before return. Return may be after other tasks have had a chance to execute, or after a FREEZE condition is lifted. In a one task system, return is always immediate unless a FREEZE occurs.

### PCRLF

**Output to Next Line** 

PCRLF

PDATA

- Code: 6
- Arguments: None
- Result: A carriage return and line feed are sent to the output handler. C = 1 if normal output occurred. C = 1 if CONTROL-X was entered during output.
- **Description:** If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described under the OUTCH service.

Example:	PCRLF	EQU	6	INPUT CODE PCRLF
		SWI FCB	PCRLF	REQUEST SERVICE SERVICE CODE BYTE

### **PDATA**

Send New Line and String

Code: 3

Arguments: Register X points to an output string terminated with an ASCII EOT (\$04).

- **Result:** The string is sent to the output handler following a carriage return and line feed.
  - CC = 0 if normal output occurred.

CC = 1 if CONTROL-X was entered during output.

**Description:** The output string may contain embedded carriage returns and line feeds thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described by the OUTCH function.

## PDATA

#### Send New Line and String (Continued)

PDATA

Example: PDATA EQU 3 INPUT CODE FOR PDATA MSGOUT FCC 'THIS IS A MULTIPLE LINE MESSAGE.'

GOUT FCC 'THIS IS A MULTIPLE LINE MESSAGE.' FCB \$0A, \$0D LINE FEED, CARRIAGE RETURN FCC 'THIS IS THE SECOND LINE.' FCB \$04 STRING TERMINATOR

> LEAX MSGOUT, PCR LOAD MESSAGE ADDRESS SWI REQUEST A SERVICE FCB PDATA SERVICE CODE BYTE

# PDATA1

2

Send String

## PDATA1

Code:

Arguments: Register X points to an output string terminated with an ASCII EOT (\$04).

**Result:** The string is sent to the output handler. CC = 0 if normal output occurred. CC = 1 if CONTROL-X was entered during output.

**Description:** The output string may contain embedded carriage returns and line feeds thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described by the OUTCH function.

Example:	PDATA	EQU	2	INPUT CODE FOR PDATA1
----------	-------	-----	---	-----------------------

MSG FCC 'THIS IS AN OUTPUT STRING' FCB \$04 STRING TERMINATOR

LEAX	MSG, PCR	LOAD 'MSG' STRING ADDRESS
SWI		REQUEST A SERVICE
FCB	PDATA1	SERVICE CODE BYTE

## SPACE

Single Space Output

SPACE

Code:

Arguments: None

7

**Result:** A space is sent to the output handler.

Description: Padding characters may be sent as described under the OUTCH service.

Example:

SPACE EQU 7 SWI FCB SPACE INPUT CODE SPACE REQUEST ASSIST09 SERVICE SERVICE CODE BYTE

## VCTRSW

Vector Swap



- Code: 9
- Arguments: Register A contains the vector swap input code. Register X contains zero or a replacement value.
- **Result:** Register X contains the previous value for the vector.
- **Description:** The vector swap service examines/alters a word entry in the ASSIST09 vector table. This table contains pointers and default values used during monitor processing. The entry is replaced with the value contained in the X register unless it is zero. The codes available are listed in Table B-3.

Example:	VCTRSW .IRQ	EQU EQU		INPUT CODE VCTRSW IRQ APPENDAGE SWAP FUNCTION CODE
		LEAX	MYIRQH,PCR	LOAD NEW IRQ HANDLER ADDRESS

LDA #.IRQ LOAD SUBCODE FOR VECTOR SWAP SWI REQUEST SERVICE FCB VCTRSW SERVICE CODE BYTE X NOW HAS THE PREVIOUS APPENDAGE ADDRESS

### **B.10 VECTOR SWAP SERVICE**

The vector swap service allows user modifications of the vector table to be easily installed. Each vector handler, including the one for SWI, performs a validity check on the stack before any other processing. If the stack is not pointing to valid RAM, it is reset to the initial value passed to the MONITR request which fired-up ASSIST09 after RESET. Also, the current register set is printed following a "?" (question mark) and then the command handler is entered. A list of each entry in the vector table is given in Table B-3.

### Table B-3. Vector Table Entries

Entry	Code	Description			
.AVTBL	0	Returns address of vector table			
.CMDL1	2	Primary command list			
.RSVD	4	Reserved MC6809 interrupt vector appendage			
.SWI3	6	Software interrupt 3 interrupt vector appendage			
.SWI2	8	Software interrupt 2 interrupt vector appendage			
.FIRQ	10	Fast interrupt request vector appendage			
.IRQ	12	Interrupt request vector appendage			
SWI	14	Software interrupt vector appendage			
.NMI	16	Non-maskable interrupt vector appendage			
RESET	18	Reset interrupt vector appendage			
.CION	20	Input console intiialization routine			
.CIDTA	22	Input data byte from console routine			
.CIOFF	24	Input console shutdown routine			
COON	26	Output console initialization routine			
CODTA	28	Output/data byte to console routine			
COOFF	30	Output console shutdown routine			
.HSDTA	32	High speed display handler routine			
.BSON	34	Punch/load initialization routine			
.BSDTA	36	Punch/load handler routine			
BSOFF	38	Punch/load shutdown routine			
PAUSE	40	Processing pause routine			
CMDL2	44	Secondary command list			
ACIA	46	Address of ACIA			
PAD	48	Character and new line pad counts			
.ECHO	50	Echo flag			
.PTM	52	Programmable timer module address			

The following pages describe the purpose of each entry and the requirements which must be met for a user replaceable value or routine to be successfully substituted.

# .ACIA

**ACIA Address** 



### Code: 46

**Description:** This entry contains the address of the ACIA used by the default console input and output device handlers. Standard ASSIST09 initialization sets this value to hexadecimal E008. If this must be altered, then it must be done before the MONITR startup service is invoked, since that service calls the .COON and .COIN input and output device initialization routines which initialize the ACIA pointed to by this vector slot.

### .AVTBL

**Return Address of Vector Table** 

## .AVTBL

### Code: 0

**Description:** The address of the vector table is returned with this code. This allows mass changes to the table without individual calls to the vector swap service. The code values are identical to the offsets in the vector table. This entry should never be changed, only examined.

### .BSDTA

**Punch/Load Handler Routine** 

.BSDTA

.BSOFF

#### Code: 36

**Description:** This entry contains the address of a routine which performs punch, load, and verify operations. The .BSON routine is always executed before the routine is given control. This routine is given the same parameter list documented for .BSON. The default handler uses the .CODTA routine to punch or the .CIDTA routine to read data in S1/S9 (MIKBUG) format. The function code byte must be examined to determine the type request being handled.

A return code must be given which reflects the final processing disposition:

Z = 1 Successful completion

or

38

Z = 0 Unsuccessful completion.

The .BSOFF routine will be called after this routine is completed.

## .BSOFF

Punch/Load Shutdown Routine

Code:

**Description:** This entry points to a subroutine which is designated to terminate device processing for the punch, load, and verify handler .BSDTA. The stack contains a parameter list as documented for the .BSON entry. The default ASSIST09 routine issues DC4 (\$14 or stop) and DC3 (\$13 or x-off) followed by a one second delay to give the reader/punch time to stop. Also, an internally used flag by the INCHP service routine is cleared to reverse the effect caused by its setting in the .BSON handler. See that description for an explanation of the proper use of this flag.

## .BSON

**Punch/Load Initialization Routine** 

.BSON

### Code: 34

**Description:** This entry points to a subroutine with the assigned task of turning on the device used for punch, load, and verify processing. The stack contains a parameter list describing which function is requested. The default routine sends an ASCII "reader on" or "punch on" code of DC1 (\$11) or DC2 (\$12) respectively to the output handler (.CODTA). A flag is also set which disables test for FREEZE conditions during INCHNP processing. This is done so characters are not lost by being interpreted as FREEZE mode indicators. If a user replacement routine also uses the INCHNP service, then it also should set this same byte non-zero and clear it in the .BSOFF routine. The ASSIST09 source listing should be consulted for the location of this byte.

The stack is setup as follows:

- S + 6 = Code byte, VERIFY (-1), PUNCH (0), LOAD (1)
- S + 4 = Start address for punch only
- S + 2 = End address for punch, or offset for READ/LOAD
- S + 0 = Return address

### .CIDTA

#### Input Data Byte from Console Routine

# .CIDTA

### Code: 22

**Description:** This entry determines the console input handler appendage. The responsibility of this routine is to furnish the requested next input character in the A register, if available, and return with a condition code. The INCHP service routine calls this appendage to supply the next character. Also, a "FREEZE" mode routine calls at various times to test for a FREEZE condition or determine if the CANCEL key has been entered. Processing for this appendage must abide by the following conventions:

Input:	PC→ASSIST09 work page	
	S→ Return address	
Output:	C = 0, $A = input$ character	
	C = 1 if no input character is yet available	
Volatile Registers:	U, B	

The handler should always pass control back immediately even if no character is yet available. This enables other tasks to do productive work while input is unavailable. The default routine reads an ACIA as explained in Paragraph B.2 Implementation Requirements.

# .CIOFF

24

20

**Input Console Shutdown Routine** 

.CION

Code:

**Description:** This entry points to a routine which is called to terminate input processing. It is not called by ASSIST09 at any time, but is included for consistency. The default routine merely does an "RTS". The environment is as follows:

> Input: None Output: Input device terminated Volatile Registers: None

# .CION

### Input Console Initialization Routine

### Code:

**Description:** This entry is called to initiate the input device. It is called once during the MONITR service which initializes the monitor so the command processor may obtain commands to process. The default handler resets the ACIA used for standard input and output and sets up the following default conditions: 8-bit word length, no parity checking, 2 stop bits, divide-by-16 counter ratio. The effect of an 8-bit word with no parity checking is to accept 7-bit ASCII and ignore the parity bit.

Input:	.ACIA Memory address of the ACIA
Output:	The output device is initialized
Volatile Registers:	Α, Χ

### .CMDL1

Primary Command List

#### Code: 2

**Description:** User supplied command tables may either substitute or replace the ASSIST09 standard tables. The command handler scans two lists, the primary table first followed by the secondary table. The primary table is pointed to by this entry and contains, as a default, the ASSIST09 command table. The secondary table defaults to a null list. A user may insert their own table into either position. If a user list is installed in the secondary table position, then the ASSIST09 list will be searched first. The default ASSIST09 list contains all one character command names. Thus, a user command "PRINT" would be matched if the letters "PR" are typed, but not just a "P" since the system command list would match first. A user may replace the primary system list if desired. A command is chosen on a first match basis comparing only the character(s) entered. This means that two or more commands may have the same initial characters and that if only that much is entered then the first one in the list(s) is chosen.

Each entry in the users command list must have the following format:

cluding this byte +1 FCC ' <string>' Where ''<string>'' is name</string></string>	the command
+ N FDB EP - * Where "EP" represents fining the start of the o tine	-

The first byte is an entry length byte and is always three more than the length of the command string (one for the length itself plus two for the routine offset). The command string must contain only ASCII alphanumeric characters, no special characters. An offset to the start of the command routine is used instead of an absolute address so that position-independent programs may contain command tables. The end of the command table is a one byte flag. A -1 (\$FF) specifies that the secondary table is to be searched, or a -2 (\$FE) that command list searching is to be terminated. The table represented as the secondary command list must end with -2. The first list must end with a -1 if both lists are to be searched, or a -2 if only one list is to be used.

A command routine is entered with the following registers set:

- DPR→ ASSIST09 page work area.
- $S \rightarrow$  A return address to the command processor.
- Z = 1 A carriage return terminated the command name.
- Z=0 A space delimiter followed the command name.



### Primary Command List (Continued)

A command routine is entered after the delimiter following the command name is typed in. This means that a carriage return may be the delimiter entered with the input device resting on the next line. For this reason the Z bit in the condition code is set so the command routine may determine the current position of the input device. The command routine should ensure that the console device is left on a new line before returning to the command handler.

### .CMDL2

Secondary Command List

# .CMDL2

.CODTA

Code:	44
-------	----

**Description:** This entry points to the second list table. The default is a null list followed by a byte of -2. A complete explanation of the use for this entry is provided under the description of the .CMDL1 entry.

# .CODTA

Output Data Byte to Console Routine

Code: 28

**Description:** The responsibility of this handler is to send the character in the A register to the output device. The default routine also follows with padding characters as explained in the description of the OUTCH service. If the output device is not ready to accept a character, then the "pause" subroutine should be called repeatedly while this condition lasts. The address of the pause routine is obtained from the .PAUSE entry in the vector table. The character counts for padding are obtained from the .PAD entry in the table. All ASSIST09 output is done with a call to this appendage. This includes punch processing as well. The default routine sends the character to an ACIA as explained in Paragraph B.2 Implementation Requirements. The operating environment is as follows:

Input:	A = Character to send DP = ASSIST09 work page .PAD = Character and new line padding counts (in vector table)			
Output: Volatile Registers:	.PAUSE = Pause routine (in vector table) Character sent to the output device None. All work registers must be restored			

# .COOFF

**Output Console Shutdown Routine** 

.COOFF

Code: 30

**Description:** This entry addresses the routine to terminate output device processing. ASSIST09 does not call this routine. It is included for completeness. The default routine is an "RTS".

Input:DP→ASSIST09 work pageOutput:The output device is terminatedVolatile Registers:None

# .COON

**Output Console Initialization Routine** 

# .COON

#### Code: 26

**Description:** This entry points to a routine to initialize the standard output device. The default routine initializes an ACIA and is the very same one described under the .CION vector swap definition.

Input:.ACIA vector entry for the ACIA addressOutput:The output device is initializedVolatile Registers:A, X

# .ECHO

50

Echo Flag

.ECHO

#### Code:

**Description:** The first byte of this word is used as a flag for the INCHP service routine to determine the requirement of echoing input received from the input handler. A non-zero value means to echo the input; zero not to echo. The echoing will take place even if user handlers are substituted for the default .CIDTA handler as the INCHP service routine performs the echo.

### .FIRQ

Fast Interrupt Request Vector Appendage

# .FIRQ

- Code: 10
- **Description:** The fast interrupt request routine is located via this pointer. The MC6809 addresses hexadecimal FFF6 to locate the handler when processing a FIRQ. The stack and machine status is as defined for the FIRQ interrupt upon entry to this appendage. It should be noted that this routine is "jumped" to with an indirect jump instruction which adds eleven cycles to the interrupt time before the handler actually receives control. The default handler does an immediate "RTI" which, in essence, ignores the interrupt.

### .HSDTA

High Speed Display Handler Routine

.HSDTA

#### Code: 32

**Description:** This entry is invoked as a subroutine by the DISPLAY command and passed a parameter list containing the "TO" and "FROM" addresses. The from value is rounded down to a 16 byte address boundary. The default routine displays memory in both hexadecimal and ASCII representations, with a title produced on every 128 byte boundary. The purpose for this vector table entry is for easy implementation of a user routine for special purpose handling of a block of data. (The data could, for example, be sent to a high speed printer for later analysis.) The parameters are all passed on the stack. The environment is as follows:

Input:

S + 4 = Start address S + 2 = Stop address S + 0 = Return Address DP  $\rightarrow$  ASSIST09 work page Any purpose desired X, D

Output: Any Volatile Registers: X, D

### .IRQ

#### Interrupt Request Vector Appendage

# .IRQ

Code: 12

**Description:** All interrupt requests are passed to the routine pointed to by this vector. Hexadecimal FFF8 is the MC6809 location where this interrupt vector is fetched. The stack and processor status is that defined for the IRQ interrupt upon entry to the handler. Since the routine's address is in the vector table, an indirect jump must be done to invoke it. This adds eleven cycles to the interrupt time before the IRQ handler receives control. The default IRQ handler prints the registers and enters the ASSIST09 command handler. .NMI

Non-Maskable Interrupt Vector Appendage

### .NMI

.PAD

#### Code:

16

48

**Description:** This entry points to the non-maskable interrupt handler to receive control whenever the processor branches to the address at hexadecimal FFFC. Since ASSIST09 uses the NMI interrupt during trace and breakpoint processing, such commands should not be used if a user handler is in control. This is true unless the user handler has the intelligence to forward control to the default handler if the NMI interrupt has not been generated due to user facilities. The NMI handler given control will have an eleven cycle overhead as its address must be fetched from the vector table.

### .PAD

### Character and New Line Pad Count

Code:

**Description:** This entry contains the pad count for characters and new lines. The first of the two bytes is the count of nulls for other characters, and the second is the number of nulls (\$00) to send out after any line feed is transmitted. The ASCII Escape character (\$10) never has nulls sent following it. The default .CODTA handler is responsible for transmitting these nulls. A user handler may or may not use these counts as required.

The "NULLS" command also sets these two bytes with user specified values.

### .PAUSE

Processing Pause Routine

#### Code: 40

Description: In order to support real-time (also known as multi-tasking) environments ASSIST09 calls a dead-time routine whenever processing must wait for some external change of state. An example would be when the OUTCH service routine attempts the sending of a character to the ACIA through the default .CODTA handler and the ACIA status registers shows that it cannot yet be accepted. The default dead-time routine resides in a reserved four byte area which contains the single instruction, "RTS". The .PAUSE vector entry points to this routine after standard initialization. This pointer may be changed to point to a user routine which dispatches other programs so that the MC6809 may be utilized more efficiently. Another example of use would be to increment a counter so that dead-time cycle counts may be accumulated for statistical or debugging purposes. The reason for the four byte reserved area (which exists in the ASSIST09 work page) is so other code may be overlayed without the need for another space in the address map to be assigned. For example, a master monitor may be using a memory management unit to assign a complete 64K block of memory to ASSIST09 and the programs being executed/tested under ASSIST09 control. The master monitor wishes, or course, to be reentered when any "dead time" occurs, so it overlays the default routine ("RTS") with its own "SWI". Since the master monitor would be "front ending" all "SWI's" anyway, it knows when a "pause" call is being performed and can redispatch other systems on a time-slice basis.

All registers must be transparent across the pause handler. Along with selected points in ASSIST09 user service processing, there is a special service call specifically for user programs to invoke the pause routine. It may be suggested that if no services are being requested for a given time period (say 10 ms) user programs should call the .PAUSE service routine so that fair-task dispatching can be guaranteed.

### .PTM

#### Programmable Timer Module Address

.PTM

### Code: 53

**Description:** This entry contains the address of the MC6840 programmable timer module (PTM). Alteration of this slot should occur before the MONITR startup service is called as explained in Paragraph B.4 Initialization. If no PTM is available, then the address should be changed to a zero so that no initialization attempt will take place. Note that if a zero is supplied, ASSIST09 Breakpoint and Trace commands should not be issued.

# .RESET

**Reset Interrupt Vector Appendage** 



.RSVD

### Code: 18

**Description:** This entry returns the address of the RESET routine which initializes ASSIST09. Changing it has no effect, but it is included in the vector table in case a user program wishes to determine where the ASSIST09 restart code resides. For example, if ASSIST09 resides in the memory map such that it does not control the MC6809 hardware vectors, a user routine may wish to start it up and thus need to obtain the standard RESET vector code address. The ASSIST09 reset code assigns the default in the work page, calls the vector build subroutine, and then starts ASSIST09 proper with the MONITR service call.

### .RSVD

### Reserved MC6809 Interrupt Vector Appendage

#### Code: 4

**Description:** This is a pointer to the reserved interrupt vector routine addressed at hexadecimal FFF0. This MC6809 hardware vector is not defined as yet. The default routine setup by ASSIST09 will cause a register display and entrance to the command handler.



### Softare Interrupt Vector Appendage

Code: 14

**Description:** This vector entry contains the address of the Software Interrupt routine. Normally, ASSIST09 handles these interrupts to provide services for user programs. If a user handler is in place, however, these facilities cannot be used unless the user routine "passes on" such requests to the ASSIST09 default handler. This is easy to do, since the vector swap function passes back the address of the default handler when the switch is made by the user. This "front ending" allows a user routine to examine all serivce calls, or alter/replace/extend them to his requirements. Of course, the registers must be transparent across the transfer of control from the user to the standard handler. A "JMP" instruction branches directly to the routine pointed to by this vector entry when a SWI occurs. Therefore, the environment is that as defined for the "SWI" interrupt.

### .SWI2

#### Software Interrupt 2 Vector Appendage

.SWI2

.SWI

Code: 8

**Description:** This entry contains a pointer to the SWI2 handler entered whenever that instruction is executed. The status of the stack and machine are those defined for the SWI2 interrupt which has its interrupt vector address at FFF4 hexadecimal. The default handler prints the registers and enters the ASSIST09 command handler.

.SWI3

6

Software Interrupt 3 Vector Appendage

#### Code:

**Description:** This entry contains a pointer to the SWI3 handler entered whenever that instruction is executed. The status of the stack and machine are those defined for the SWI3 interurpt which has its interrupt vector address located at hexadecimal FFF2. The default handler prints the registers and enters the ASSIST09 command handler.

### **B.11 MONITOR LISTING**

The following pages contain a listing of the ASSIST09 monitor.

---

PAGE	001	ASSIS	ST09.SA:0	)	1	ASSIST0	9 - MC680	9 MONITOR	
0000						TTL OPT	ASSIST09 ABS,LLE=	- MC6809 MONITOR 85,S,CRE	
0000	4				*****	******	******	*****	
0000	-				* COPYI	RIGHT (	C) MOTORO	LA, INC. 1979 *	
0000					The second			****	
0000 0001								SISTO9 ROM. WITHOUT THE	
0001							ROM WHICH	E AUTOMATICALLY	
0001	3				* INCO	ORPORAT	ED BY THE		
0001						ROUTINE ******		***************************************	
0001	7				*****	******	******	*****	
0001	8				*	GLO	BAL MODUL	E EQUATES	
0002	0		F800		ROMBEG	EQU	\$F800	ROM START ASSEMBLY ADDRESS	
0002			E700 0800		RAMOFS ROMSIZ		-\$1900 2048	ROM OFFSET TO RAM WORK PAGE ROM SIZE	
0002			F000 E008		ROM2OF ACIA			OMSIZ START OF EXTENSION ROM	
0002	-		E008		PTM	EQU	\$E008 \$E000	DEFAULT ACIA ADDRESS DEFAULT PTM ADDRESS	
0002			0000 0005		DFTCHP	CIVIE CAN BEE	0 5	DEFAULT CHARACTER PAD COUNT DEFAULT NEW LINE PAD COUNT	
0002	8		003E		PROMPT		'>	PROMPT CHARACTER	
0002			0008	A	NUMBKP	~	8 ********	NUMBER OF BREAKPOINTS	
0003								*****	
0003							US EQUATE	S *******	
0003	-		0004		EOT BELL	EQU EQU	\$04 \$07	END OF TRANSMISSION BELL CHARACTER	
0003	7		000A		LF	EQU	\$0A	LINE FEED	
0003			000D 0010		CR DLE	EQU EQU	\$0D \$10	CARRIAGE RETURN DATA LINK ESCAPE	
0004	0		0018		CAN	EQU	\$18	CANCEL (CTL-X)	
0004			E001	A	* PTM A		DEFINITIO PTM+1	NS READ STATUS REGISTER	
0004	3		E000	Α	PTMC13	EQU	PTM	CONTROL REGISTERS 1 AND 3	
$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 4 \end{array}$			E001 E002		PTMC2 PTMTM1	EQU EQU	PTM+1 PTM+2	CONTROL REGISTER 2 LATCH 1	
0004			E004 E006	Λ	PTMTM2 PTMTM3	EQU	PTM+4 PTM+6	LATCH 2 LATCH 3	
0004									DVMEC
0004	2		008C	A	SKIP2	EQU	\$8C	"CMPX #" OPCODE - SKIPS TWO	BITES
0005	1				****				

00051

PAGE	002	ASSIST09.SA:0		I	ASSIS	T09 - MC6809	9 MONITOR
00053					POLLO	WING EQUATES	S DEFINE FUNCTIONS PROVIDED
00054				* BY TH	IE AS	SISTO9 MONI	TOR VIA THE SWI INSTRUCTION.
00055				******	****	*****	*****
00056		0000	A	INCHNP	EQU	0	INPUT CHAR IN A REG - NO PARITY
00057		0001	Α	OUTCH	EQU	1	OUTPUT CHAR FROM A REG
00058		0002	A	PDATA1	EQU	2	OUTPUT STRING
00059		0003	A	PDATA	EQU	3	OUTPUT CR/LF THEN STRING
00060		0004	A	OUT2HS	EQU	4	OUTPUT TWO HEX AND SPACE
00061		0005	A	OUT4HS	EOU	5	OUTPUT FOUR HEX AND SPACE
00062		0006	A	PCRLF	EOU	6	OUTPUT CR/LF
00063		0007	A	SPACE	EQU	7	OUTPUT A SPACE
00064		0008	A	MONITR	EOU	8	ENTER ASSIST09 MONITOR
00065		0009		VCTRSW		9	VECTOR EXAMINE/SWITCH
00066		000A		BRKPT	EQU	10	USER PROGRAM BREAKPOINT
00067		000B		PAUSE	EQU	11	TASK PAUSE FUNCTION
00068		000B		NUMFUN		11	NUMBER OF AVAILABLE FUNCTIONS
00069				* NEXT	SUB-	CODES FOR A	CCESSING THE VECTOR TABLE.
00070				* THEY	ARE	EQUIVALENT '	TO OFFSETS IN THE TABLE.
00071							MUST BE MAINTAINED.
00072		0000	Α	.AVTBL		0	ADDRESS OF VECTOR TABLE
00073		0002		.CMDL1	0000 000 100	2	FIRST COMMAND LIST
00074		* 0004		RSVD	EOU	4	RESERVED HARDWARE VECTOR
00075		0006		.SWI3	EQU	6	SWI3 ROUTINE
00076		0008		.SWI2	EQU	8	SWI2 ROUTINE
00077		0000A	0.00	.FIRQ	EQU	10	FIRQ ROUTINE
00078		0000		.IRQ	EQU	12	IRQ ROUTINE
00079		000E		.SWI	EQU	14	SWI ROUTINE
00080		0010		.NMI	EQU	16	NMI ROUTINE
00081		0012		RESET		18	RESET ROUTINE
00082		0014		.CION	EOU	20	CONSOLE ON
00082		0016		.CIDTA		22	CONSOLE INPUT DATA
		0018		.CIOFF	_	24	CONSOLE INPUT OFF
00084							CONSOLE INPOL OFF
00085		001A		.COON	EQU	26	energy and the second of the ball of the second of the sec
00086		0010		.CODTA		28	CONSOLE OUTPUT DATA CONSOLE OUTPUT OFF
00087		001E		.COOFF		30	
00088		0020	A		EQU	32 34	HIGH SPEED PRINTDATA PUNCH/LOAD ON
00089		0022		.BSON		101 101	105 Second State Second State Second Se
00090		0024		.BSDTA	-	36	PUNCH/LOAD DATA
00091		0026		.BSOFF		38 40	PUNCH/LOAD OFF TASK PAUSE ROUTINE
00092		0028		.PAUSE			
00093		002A		.EXPAN		42	EXPRESSION ANALYZER
00094		002C		.CMDL2	~	44	SECOND COMMAND LIST
00095		002E		.ACIA	EQU	46	ACIA ADDRESS
00096		0030		.PAD	EQU	48	CHARACTER PAD AND NEW LINE PAD
00097		0032		.ECHO	EQU	50	ECHO/LOAD AND NULL BKPT FLAG
00098		0034		.PTM	EQU	52	PTM ADDRESS
00099		001B		NUMVTR		52/2+1	NUMBER OF VECTORS
00100		0034	A	HIVTR	EQU	52	HIGHEST VECTOR OFFSET

-

B-38

PAGE 003 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR \*\*\*\*\*\* 00102 WORK AREA 00103 \* THIS WORK AREA IS ASSIGNED TO THE PAGE ADDRESSED BY 00104 -\$1800, PCR FROM THE BASE ADDRESS OF THE ASSIST09 00105 \* ROM. THE DIRECT PAGE REGISTER DURING MOST ROUTINE 00106 THE STACK OPERATIONS WILL POINT TO THIS WORK AREA. 00107 00108 INITIALLY STARTS UNDER THE RESERVED WORK AREAS AS \* DEFINED HEREIN. 00109 \*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* 00110 ROMBEG+RAMOFS SETUP DIRECT PAGE ADDRESS DFOO A WORKPG EQU 00111 00DF SETDP WORKPG!>8 NOTIFY ASSEMBLER 00112 A WORKPG+256 READY PAGE DEFINITIONS ORG 00113A E000 \* THE FOLLOWING THRU BKPTOP MUST RESIDE IN THIS ORDER 00114 \* FOR PROPER INITIALIZATION 00115 \*-4 00116A DFFC ORG \* PAUSE ROUTINE A PAUSER EOU 00117 DFFC \*-1 00118A DFFB ORG A SWIBFL EQU . BYPASS SWI AS BREAKPOINT FLAG 00119 DFFB \*-1 00120A DFFA ORG 00121 DFFA A BKPTCT EOU \* BREAKPOINT COUNT \*-2 00122A DFF8 ORG \* STACK TRACE LEVEL 00123 DFF8 A SLEVEL EQU \*-NUMVTR\*2 00124A DFC2 ORG \* DFC2 A VECTAB EQU VECTOR TABLE 00125 \*-2\*NUMBKP 00126A DFB2 ORG DFB2 A BKPTBL EOU \* BREAKPOINT TABLE 00127 \*-2\*NUMBKP 00128A DFA2 ORG \* BREAKPOINT OPCODE TABLE A BKPTOP EQU 00129 DFA2 \*-2 00130A DFA0 ORG 00131 **DFAO** A WINDOW EQU \* WINDOW \*-2 00132A DF9E ORG \* ADDRESS POINTER VALUE 00133 DF9E A ADDR EQU \*-1 00134A DF9D ORG BASE PAGE VALUE 00135 DF9D A BASEPG EOU \*-2 00136A DF9B ORG \* BINARY BUILD AREA 00137 DF9R A NUMBER EQU \*-2 00138A DF99 ORG \* LAST OPCODE TRACED 00139 **DF99** A LASTOP EQU \*-2 ORG 00140A DF97 00141 **DF97** A RSTACK EQU \* RESET STACK POINTER \*-2 00142A DF95 ORG \* COMMAND RECOVERY STACK 00143 DF95 A PSTACK EQU 00144A DF93 \*-2 ORG \* LAST PROGRAM COUNTER 00145 **DF93** A PCNTER EQU \*-2 00146A DF91 ORG 00147 DF91 A TRACEC EQU \* TRACE COUNT \*-1 00148A DF90 ORG \* TRACE "SWI" NEST LEVEL COUNT 00149 **DF90** A SWICNT EQU \*-1 (MISFLG MUST FOLLOW SWICNT) 00150A DF8F ORG \* LOAD CMD/THRU BREAKPOINT FLAG 00151 DF8F A MISFLG EQU \*-1 00152A DF8E ORG \* EXPRESSION DELIMITER/WORK BYTE 00153 DF8E A DELIM EQU \*-40 00154A DF66 ORG EXTENSION ROM RESERVED AREA **DF66** A ROM2WK EQU 00155 \*-21 00156A DF51 ORG TEMPORARY STACK HOLD DF51 A TSTACK EQU \* 00157 START OF INITIAL STACK 00158 **DF51** A STACK EOU

-----

PAGE 004 ASSIST09.SA:	ASSIST09 - MC6809 MONITOR
00160 00161 00162 00163 00164 00165 00166 00167A F800	**************************************
00169 00170 00171 00172 00173 00174 00175 00176 00177 00178 00179 00180 00181	<ul> <li>* BLDVTR - BUILD ASSIST09 VECTOR TABLE</li> <li>* HARDWARE RESET CALLS THIS SUBROUTINE TO BUILD THE</li> <li>* ASSIST09 VECTOR TABLE. THIS SUBROUTINE RESIDES AT</li> <li>* THE FIRST BYTE OF THE ASSIST09 ROM, AND CAN BE</li> <li>* CALLED VIA EXTERNAL CONTROL CODE FOR REMOTE</li> <li>* ASSIST09 EXECUTION.</li> <li>* INPUT: S-&gt;VALID STACK RAM</li> <li>* OUTPUT: U-&gt;VECTOR TABLE ADDRESS</li> <li>* DPR-&gt;ASSIST09 WORK AREA PAGE</li> <li>* THE VECTOR TABLE AND DEFAULTS ARE INITIALIZED</li> <li>* ALL REGISTERS VOLATILE</li> </ul>
00197A         F81F         C6         OD           00198A         F821         A6         A0           00199A         F823         A7         80           00200A         F825         5A           00201A         F826         26         F9           00202A         F828         31         8D         F7D           00203A         F82C         8E         20FE         00204A         F82F         AC	ATFRX,DOBTAIN BASE PAGE ADDRESSATFRA,DPSETUP DPRASTABASEPGSTORE FOR QUICK REFERENCEALEAU,XRETURN TABLE TO CALLERLEAY <initvt,pcr< td="">LOAD FROM ADDRASTU,X++INIT VECTOR TABLE ADDRESSALDB#NUMVTR-5NUMBER RELOCATABLE VECTORSAPSHSBSTORE INDEX ON STACKABLD2TFRY,DPREPARE ADDRESS RESOLVEAADDD,Y++TO ABSOLUTE ADDRESSASTD,X++INTO VECTOR TABLEADEC,SCOUNT DOWN815BNEBLD2BRANCH IF MORE TO INSERTALDB#INTVE-INTVS STATIC VALUE INIT LENGTHABLD3LDA,Y+ASTA,X+STORE INTO POSITIONDECBCOUNT DOWN821BNE</initvt,pcr<>
00209	**************************************

00210	*	RESET ENTRY POINT
00211	*	HARDWARE RESET ENTERS HERE IF ASSISTO9 IS ENABLED
		TO RECEIVE THE MC6809 HARDWARE VECTORS. WE CALL
00213	^	THE BLDVTR SUBROUTINE TO INITIALIZE THE VECTOR

PAGE 005 ASSIST09.SA:0	ASSIST09 - MC6809 MONITOR
00214 00215 00216	* TABLE, STACK, AND THEN FIREUP THE MONITOR VIA SWI * CALL.
00217A       F837       32       8D       E716         00218A       F83B       8D       C3       F800         00219A       F83D       4F       00220A       F83E       1F       8B       A         00221A       F840       3F       00221A       F840       3F       00222A       F841       08       A         00223A       F842       20       F9       F83D       F83D	RESET       LEAS       STACK, PCR SETUP INITIAL STACK         BSR       BLDVTR       BUILD VECTOR TABLE         RESET2       CLRA       ISSUE STARTUP MESSAGE         TFR       A, DP       DEFAULT TO PAGE ZERO         SWI       PERFORM MONITOR FIREUP         FCB       MONITR       TO ENTER COMMAND PROCESSING
00225 00226 00227 00228 00229 00230 00231 00231	<ul> <li>* INITVT - INITIAL VECTOR TABLE</li> <li>* THIS TABLE IS RELOCATED TO RAM AND REPRESENTS THE</li> <li>* INITIAL STATE OF THE VECTOR TABLE. ALL ADDRESSES</li> <li>* ARE CONVERTED TO ABSOLUTE FORM. THIS TABLE STARTS</li> <li>* WITH THE SECOND ENTRY, ENDS WITH STATIC CONSTANT</li> <li>* INITIALIZATION DATA WHICH CARRIES BEYOND THE TABLE.</li> </ul>
00233A       F844       0158       A         00234A       F846       0292       A         00235A       F848       0290       A         00236A       F84A       028E       A         00236A       F84A       028E       A         00236A       F84C       0270       A         00236A       F84C       0270       A         00237A       F84C       0270       A         00238A       F84E       028A       A         00239A       F850       0045       A         00240A       F852       022B       A         00240A       F852       022B       A         00241A       F854       FFE3       A         00242A       F856       0290       A         00243A       F858       0284       A         00245A       F85E       0293       A         00247A       F860       0290       A         00247A       F860       0290       A         00247A       F866       0290       A         00247A       F866       0290       A         00250A       F866       02D2	INITVT FDB CMDTBL-* DEFAULT FIRST COMMAND TABLE FDB RSRVDR-* DEFAULT UNDEFINED HARDWARE VECTOR FDB SWI3R-* DEFAULT SWI3 FDB SWI2R-* DEFAULT SWI2 FDB FIRQR-* DEFAULT FIRQ FDB IRQR-* DEFAULT FIRQ FDB NMIR-* DEFAULT SWI ROUTINE FDB NMIR-* DEFAULT SWI ROUTINE FDB RESET-* RESTART VECTOR FDB CION-* DEFAULT CION FDB CIDTA-* DEFAULT CION FDB CIOFF-* DEFAULT CIOFF FDB COON-* DEFAULT COOTA FDB COOTA-* DEFAULT COOTA FDB COOTA-* DEFAULT COOTA FDB COOTA-* DEFAULT COOTA FDB B SON-* DEFAULT COOTA FDB B SON-* DEFAULT BSOTA FDB BSON-* DEFAULT BSOTA FDB BSOFF-* DEFAULT BSOTA FDB BSOFF-* DEFAULT BSOTA FDB BSOFF-* DEFAULT PAUSE ROUTINE FDB PAUSER-* DEFAULT EXPRESSION ANALYZER FDB EXP1-* DEFAULT SECOND COMMAND TABLE
00257A         F872         00         A           00258A         F874         0000         A           00259A         F876         E000         A           00260A         F878         0000         A           00261A         F87A         00         A           00262A         F87B         00         A           00263A         F87C         39         A	FDB0DEFAULT ECHOFDBPTMDEFAULT PTMFDB0INITIAL STACK TRACE LEVELFCB0INITIAL BREAKPOINT COUNTFCB0SWI BREAKPOINT LEVEL

00267

PAGE 006 ASSIS	r09.sa:0	ASSIST09 - MC680	9 MONITOR
00268 00270 00271 00272 00273 00273 00274 00275 00276 00276 00277 00278 00279 00280	* FOR * FOL * AND * INV * IF * INPU * OUTP * * VOLA * STAT	SWI HANDLER PRO A USER PROGRAM. LOW THE SWI INST THE PROPER ROUT OCATION MAY ALSO SO, THE BREAKPOI T: MACHINE STATE UT: VARIES ACCOR CALLERS STACK IN TILE REGISTERS: E: RUNS DISABLED	SWI HANDLER VIDES ALL INTERFACING NECESSARY A FUNCTION BYTE IS ASSUMED TO RUCTION. IT IS BOUND CHECKED INE IS GIVEN CONTROL. THIS BE A BREAKPOINT INTERRUPT. NT HANDLER IS ENTERED. DEFINED FOR SWI DING TO FUNCTION CALLED. PC ON CREMENTED BY ONE IF VALID CALL. SEE FUNCTIONS CALLED UNLESS FUNCTION CLEARS I FLAG.
00282 00283A F87D 00284A F87F 00285A F881 00286A F883 00287A F885 00288A F887 00289A F889 00290A F88B 00291A F88D 00292A F88F 00293A F891 00294A F893	* SWI 0194 A SWIVTB 01B1 A 01CB A 01C3 A 0175 A 0173 A 0170 A 0179 A 0055 A 0170 A 0256 A 01D1 A	FDBZOTCH1-SFDBZPDTA1-SFDBZPDATA-SFDBZOT2HS-SFDBZOT4HS-SFDBZPCRLF-SFDBZSPACE-SFDBZMONTR-SFDBZVSWTH-SFDBZBKPNT-S	TABLE IVTB INCHNP WIVTB OUTCH WIVTB PDATA1 WIVTB PDATA WIVTB OUT2HS WIVTB OUT4HS WIVTB OUT4HS WIVTB PCRLF WIVTB SPACE WIVTB MONITR WIVTB VCTRSW WIVTB BREAKPOINT WIVTB TASK PAUSE
00296A F895 6A 00297A F899 17 00298 00299A F89C EE 00300A F89E 33 00301A F8A0 0D 00302A F8A2 26 00303A F8A4 17 00304A F8A7 50 00305A F8A8 5A 00306A F8A9 2B 00307A F8A8 11A3 00308A F8A5 26 00309A F8B0 EF 00310A F8B2 16 00311A F8B5 0F 00312A F8B7 37 00313A F8B9 C1 00314A F8B5 1022 00315A F8BF EF 00316A F8C1 58 00317A F8C2 33 00318A F8C5 EC 00319A F8C7 6E	6A A 5F A FB A 11 F8B5 069B FF42 0A F8B5 A1 A F8 F8A8 6A A 021E FAD3 FB A 06 A 0B A SWIDNE	LBSR LDDP K FOR BREAKPOINT LDU 10,S LEAU -1,U TST SWIBFL BNE SWIDNE LBSR CBKLDR NEGB DECB BMI SWIDNE CMPU ,Y++ BNE SWILP STU 10,S LBRA ZBKPNT CLR SWIBFL PULU D CMPB #NUMFUN LBHI ERROR STU 10,S ASLB	CR UP "SWI" LEVEL FOR TRACE SETUP PAGE AND VERIFY STACK TRAP LOAD PROGRAM COUNTER BACK TO SWI ADDRESS ? THIS "SWI" BREAKPOINT BRANCH IF SO TO LET THROUGH OBTAIN BREAKPOINT POINTERS OBTAIN POSITIVE COUNT COUNT DOWN BRANCH WHEN DONE ? WAS THIS A BREAKPOINT BRANCH IF NOT SET PROGRAM COUNTER BACK GO DO BREAKPOINT CLEAR IN CASE SET OBTAIN FUNCTION BYTE, UP PC ? TOO HIGH YES, DO BREAKPOINT BUMP PROGRAM COUNTER PAST SWI FUNCTION CODE TIMES TWO CR OBTAIN VECTOR BRANCH ADDRESS LOAD OFFSET JUMP TO ROUTINE
00321 00322 00323 00324	* REGI * DP-	**************************************	

PAGE 007 ASSIST09.SA:0 ASSISTO9 - MC6809 MONITOR \* S=AS FROM SWI INTERRUPT 00325 00326 \*\*\*\*\* 00328 [SWI FUNCTION 8] 00329 MONITOR ENTRY 00330 FIREUP THE ASSISTO9 MONITOR. 00331 \* THE STACK WITH ITS VALUES FOR THE DIRECT PAGE 00332 REGISTER AND CONDITION CODE FLAGS ARE USED AS IS. 00333 00334 1) INITIALIZE CONSOLE I/O 2) OPTIONALLY PRINT SIGNON 00335 00336 3) INITIALIZE PTM FOR SINGLE STEPPING \* 4) ENTER COMMAND PROCESSOR
 \* INPUT: A=0 INIT CONSOLE AND PRINT STARTUP MESSAGE 00337 00338 A#0 OMIT CONSOLE INIT AND STARTUP MESSAGE \* 00339 00340 00342A F8C9 A SIGNON FCC /ASSIST09/SIGNON EYE-CATCHER 41 00343A F8D1 04 FCB EOT A 00345A F8D2 10DF 97 A ZMONTR STS RSTACK SAVE FOR BAD STACK RECOVERY 00346A F8D5 6D 00347A F8D7 26 ? INIT CONSOLE AND SEND MSG 61 Α TST 1,S F8E6 ZMONT2 BRANCH IF NOT 0D BNE [VECTAB+.CION, PCR] READY CONSOLE INPUT 00348A F8D9 AD 9D E6F9 JSR [VECTAB+.COON, PCR] READY CONSOLE OUTPUT 00349A F8DD AD 9D E6FB JSR 00350A F8E1 30 00351A F8E4 3F SIGNON, PCR READY SIGNON EYE-CATCHER 8C E5 LEAX SWI PERFORM 00352A F8E5 03 FCB PDATA PRINT STRING A 00353A F8E6 9E F6 A ZMONT'2 LDX VECTAB+.PTM LOAD PTM ADDRESS BRANCH IF NOT TO USE A PTM F8F7 00354A F8E8 27 0D BEQ CMD PTMTM1-PTM,X SET LATCH TO CLEAR RESET 00355A F8EA 6F 02 A CLR 03 PTMTM1+1-PTM,X AND SET GATE HIGH 00356A F8EC 6F A CLR SETUP TIMER 1 MODE 01A6 LDD #\$01A6 00357A F8EE CC Α PTMC2-PTM,X SETUP FOR CONTROL REGISTER1 00358A F8F1 A7 01 A STA PTMC13-PTM,X SET OUTPUT ENABLED/ 00359A F8F3 E7 84 STB A SINGLE SHOT/ DUAL 8 BIT/INTERNAL MODE/OPERATE 00360 00361A F8F5 6F 01 CLR PTMC2-PTM, X SET CR2 BACK TO RESET FORM A 00362 \* FALL INTO COMMAND PROCESSOR 00364 00365 COMMAND HANDLER BREAKPOINTS ARE REMOVED AT THIS TIME. 00366 \* PROMPT FOR A COMMAND, AND STORE ALL CHARACTERS 00367 00368 UNTIL A SEPARATOR ON THE STACK. SEARCH FOR FIRST MATCHING COMMAND SUBSE'L, 00369 CALL IT OR GIVE '?' RESPONSE. 00370 00371 DURING COMMAND SEARCH: B=OFFSET TO NEXT ENTRY ON X 00372 U=SAVED S 00373 00374 U-1=ENTRY SIZE+2 U-2=VALID NUMBER FLAG (>=0 VALID)/COMPARE CNT 00375 U-3=CARRIAGE RETURN FLAG (0=CR HAS BEEN DONE) 00376 U-4=START OF COMMAND STORE 00377 00378 S+0=END OF COMMAND STORE

PAGE 008 ASSIST09.SA:0 ASSISTO9 - MC6809 MONITOR 00379 00380A F8F7 3F CMD TO NEW LINE SWI 00381A F8F8 06 FCB PCRLF FUNCTION A \* DISARM THE BREAKPOINTS 00382 00383A F8F9 17 0646 FF42 CMDNEP LBSR CBKLDR OBTAIN BREAKPOINT POINTERS 0C F90A CMDNOL BRANCH IF NOT ARMED OR NONE 00384A F8FC 2A RPT. 00385A F8FE 50 NEGB MAKE POSITIVE 00386A F8FF D7 FA STH BKPTCT FLAG AS DISARMED A 00387A F901 CMUDDL DECB ? FINISHED 5A 00388A F902 2B 06 F90A BMI CMDNOL BRANCH IF SO -NUMBKP\*2,Y LOAD OPCODE STORED 00389A F904 A6 30 A **ACI**, **J** 00390A F906 A7 B1 λ STA [,Y++] STORE BACK OVER "SWI" 00391A F908 20 F7 F901 CMDDDL LOOP UNTIL DONE BRA 00392A F90A AE A CMDNOL LDX 10.S LOAD USERS PROGRAM COUNTER 6A SAVE FOR EXPRESSION ANALYZER 00393A F90C 9F 93 A STX PCNTER #PROMPT LOAD PROMPT CHARACTER 00394A F90E 86 3E LDA A SEND TO OUTPUT HANDLER 00395A F910 3F SWI OUTCH FUNCTION 00396A F911 01 FCB A 00397A F912 33 ,S REMEMBER STACK RESTORE ADDRESS E4 A LEAU 00398A F914 DF 95 PSTACK REMEMBER STACK FOR ERROR USE A STIL 00399A F916 4F 00400A F917 5F PREPARE ZERO CLRA PREPARE ZERO CLRB 00401A F918 DD 9B CLEAR NUMBER BUILD AREA STD NUMBER A CLEAR MISCEL. AND SWICNT FLAGS 00402A F91A DD 8F A STD MISFLG 00403A F91C DD STD TRACEC CLEAR TRACE COUNT 91 A SET D TO TWO 00404A F91E C6 02 LDAB A #2 D,CC 00405A F920 34 07 PSHS PLACE DEFAULTS ONTO STACK А \* CHECK FOR "QUICK" COMMANDS. 00406 0454 FD79 READ OBTAIN FIRST CHARACTER 00407A F922 17 LBSR 00408A F925 30 8D 0581 LEAX CDOT+2, PCR PRESET FOR SINGLE TRACE 00409A F929 81 ? QUICK TRACE 41 CMPA 2EΔ F987 CMDXOT BRANCH EQUAL FOR TRACE ONE 00410A F92B 27 5A BEO 00411A F92D 30 00412A F931 81 CMPADP+2, PCR READY MEMORY ENTRY POINT 8D 04E9 LEAX ? OPEN LAST USED MEMORY #1/ 2F A CMPA F987 BEQ CMDXQT BRANCH TO DO IT IF SO 00413A F933 27 52 \* PROCESS NEXT CHARACTER 00414 ? BLANK OR DELIMITER 00415A F935 81 20 A CMD2 CMPA # \* 00416A F937 23 F94D CMDGOT BRANCH YES, WE HAVE IT 14 BLS BUILD ONTO STACK COUNT THIS CHARACTER 00417A F939 34 02 A PSHS A 00418A F93B 6C -1,0 5F A INC #1/ 00419A F93D 81 2F CMPA ? MEMORY COMMAND A F990 CMDMEM 00420A F93F 27 4F BEQ BRANCH IF SO BLDHXC TREAT AS HEX VALUE 040B FD4F 00421A F941 17 LBSR BRANCH IF STILL VALID NUMBER 00422A F944 27 02 F948 BEQ CMD3 FLAG AS INVALID NUMBER 00423A F946 6A 5E A DEC -2,U 00424A F948 17 042E FD79 CMD3 READ OBTAIN NEXT CHARACTER LBSR 00425A F94B 20 E8 F935 BRA CMD2 TEST NEXT CHARACTER 00426 \* GOT COMMAND, NOW SEARCH TABLES 00427A F94D 80 0D A CMDGOT SUBA #CR SET ZERO IF CARRIAGE RETURN 00428A F94F A7 5D А STA -3,U SETUP FLAG VECTAB+.CMDL1 START WITH FIRST CMD LIST 00429A F951 9E C4 A LDX A CMDSCH LDB ,X+ LOAD ENTRY LENGTH 00430A F953 E6 80 F967 CMDSME BRANCH IF NOT LIST END BPL. 00431A F955 2A 10 00432A F957 9E VECTAB+.CMDL2 NOW TO SECOND CMD LIST EE A LDX 00433A F959 5C ? TO CONTINUE TO DEFAULT LIST INCB BRANCH IF SO F7 00434A F95A 27 F953 BEO CMDSCH 95 A CMDBAD LDS 8D 015A 00435A F95C 10DE 00436A F95F 30 PSTACK RESTORE STACK ERRMSG,PCR POINT TO ERROR STRING 95 LEAX

PAGE 009 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR

00437A F96						
	3 3F			SWI		SEND OUT
00438A F96	4	02 A		FCB	PDATA1	TO CONSOLE
00439A F96	5 20	90 F8F7		BRA	CMD	AND TRY AGAIN
00440			* SEARC	CH NEXT		
00441A F96	7 5A		CMDSME			TAKE ACCOUNT OF LENGTH BYTE
00442A F96		5F A		CMPB	-1,U	? ENTERED LONGER THAN ENTRY
00443A F96		03 F96F		BHS	CMDSIZ	BRANCH IF NOT TOO LONG
00444A F96		05 1501	CMDFLS		CHUSIE	SKIP TO NEXT ENTRY
00445A F96	-	E4 F953	CHUL DS	BRA	CMDSCH	AND TRY NEXT
00446A F96			CMDSIZ		-3,U	PREPARE TO COMPARE
00447A F97		5F A			-1,0	LOAD SIZE+2
				LDA		
00448A F97		02 A		SUBA	#2	TO ACTUAL SIZE ENTERED
00449A F97		5E A		STA	-2,U	SAVE SIZE FOR COUNTDOWN
00450A F97			CMDCMP	DECB		DOWN ONE BYTE
00451A F97		80 A		LDA	, X+	NEXT COMMAND CHARACTER
00452A F97		A2 A		CMPA	,-Y	? SAME AS THAT ENTERED
00453A F97	26	EE F96C		BNE	CMDFLS	BRANCH TO FLUSH IF NOT
00454A F97	E 6A	5E A		DEC	-2,U	COUNT DOWN LENGTH OF ENTRY
00455A F98	26	F5 F977		BNE	CMDCMP	BRANCH IF MORE TO TEST
00456A F98	2 3A			ABX		TO NEXT ENTRY
00457A F98	3 EC	1E A		LDD	-2,X	LOAD OFFSET
00458A F98	5 30	8B A		LEAX	D,X	COMPUTE ROUTINE ADDRESS+2
00459A F98			CMDXOT		-3,U	SET CC FOR CARRIAGE RETURN TEST
00460A F98		C4 A	-	LEAS	,U	DELETE STACK WORK AREA
00461A F98		le A		JSR	-2,X	CALL COMMAND
00462A F98		FF7A F90A			•	GO GET NEXT COMMAND
				LBRA	CMDNOL	
00463A F99			CMDMEM		-2,U	? VALID HEX NUMBER ENTERED
00464A F99		C8 F95C		BMI	CMDBAD	BRANCH ERROR IF NOT
00465A F99		88 AE A		LEAX		MPADP,X TO DIFFERENT ENTRY
00466A F99	and the second second	9B A		LDD	NUMBER	LOAD NUMBER ENTERED
00467A F99	9 20	EC F987		BRA	CMDXQT	AND ENTER MEMORY COMMAND
00467A F99 00469 00470 00471 00472 00473 00474 00475	9 20	EC F987	** COM ** ** ** **	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD"	D AS A SUBROUTINE WI'TH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER
00469 00470 00471 00472 00473 00473	9 20	EC F987	** COM ** ** ** **	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS
00469 00470 00471 00472 00473 00473	9 20	EC F987	** COM ** ** ** **	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD"	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS
00469 00470 00471 00472 00473 00473	9 20	EC F987	** COM ** ** ** **	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD"	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS
00469 00470 00471 00472 00473 00473	9 20	EC F987	** COM ** ** ** ** ** ** ** THE ** AN	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*).	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS
00469 00470 00471 00472 00473 00474 00475	9 20	EC F987	** COM ** ** ** ** ** ** ** THE ** AN	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*).	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN
00469 00470 00471 00472 00473 00474 00475	9 20	EC F987	** COM ** ** ** ** ** ** ** ** ** ** ** ** **	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F *******	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*).	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN
00469 00470 00471 00472 00473 00474 00475	9 20	EC F987	** COM ** ** ** ** ** ** ** ** ** ** ** ** **	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F ASSI SE ARE	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475	9 20	EC F987	** COM ** ** ** ** ** * * * * * *	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F ASSI SE ARE LES OF	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU THE SAME	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475	9 20	EC F987	** COM ** ** ** ** ** * * * * * *	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F ASS I SE ARE LES OF	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU THE SAME	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475 00478 00479 00481 00481	9 20	EC F987	** COM ** 1 ** 2 ** 2 ** 7 * THE ** AN 1 ************************************	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F SE ARE LES OF SE BY U	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU THE SAME SING THE	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475 00478 00479 00480 00481 00482 00483	9 20	EC F987	** COM ** ** ** ** THE ** AN I ************************************	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F SE ARE LES OF SE BY U Y FORMA	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU THE SAME SING THE	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475 00478 00479 00480 00481 00482 00483 00484	9 20	EC F987	** COM ** ** ** * THE ** THE * AN I ** * THES * THES	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F SE ARE LES OF SE ARE SE BY U Y FORMA +0TO	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU THE SAME SING THE T: TAL SIZE	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475 00475 00478 00479 00480 00481 00481 00482 00483 00484 00485	9 20	EC F987	** COM ** 1 ** 2 ** THE ** AN 1 ** AN 1 ** THE: * THE: * THE: * ENTR: *	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F SE ARE LES OF SE BY U Y FORMA +0TO +1CO	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********* STO9 COMM THE DEFAU THE SAME SING THE T: TAL SIZE MMAND STR	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475 00475 00478 00479 00480 00481 00481 00482 00483 00484 00485 00486	9 20	EC F987	** COM ** 1 ** 2 ** THE ** AN 1 ** AN 1 ** THE: * THE: * THE: * ENTR: *	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F SE ARE LES OF SE BY U Y FORMA +0TO +1CO	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********* STO9 COMM THE DEFAU THE SAME SING THE T: TAL SIZE MMAND STR	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
00469 00470 00471 00472 00473 00474 00475 00475 00475 00479 00480 00481 00481 00481 00481 00482 00481 00482 00481 00482 00483 00484 00485 00486 00487	9 20	EC F987	** COM ** 1 ** 2 ** THE ** AN 1 ** AN 1 ** THE: * THE: * THE: * ENTR: *	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F SE ARE LES OF SE BY U Y FORMA +0TO +1CO	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********* STO9 COMM THE DEFAU THE SAME SING THE SING THE T: TAL SIZE MMAND STR O BYTE OF	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
$\begin{array}{c} 0 \ 0 \ 4 \ 6 \ 9 \\ 0 \ 0 \ 4 \ 7 \ 0 \\ 0 \ 4 \ 7 \ 1 \\ 0 \ 0 \ 4 \ 7 \ 2 \\ 0 \ 0 \ 4 \ 7 \ 3 \\ 0 \ 0 \ 4 \ 7 \ 5 \\ \end{array}$	9 20	EC F987	** COM ** 1 ** 2 ** THE ** AN 1 ** AN 1 ** THE * THE: * THE: * ENTR: * * THE	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMA LABEL ERROR F ERROR F SE ARE LES OF SE BY U Y FORMA +0TO +1CO	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********* STO9 COMM THE DEFAU THE SAME SING THE T: TAL SIZE MMAND STR O BYTE OF TERMINAT	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
$\begin{array}{c} 0 0 4 6 9 \\ 0 0 4 7 0 \\ 0 0 4 7 1 \\ 0 0 4 7 2 \\ 0 0 4 7 3 \\ 0 0 4 7 4 \\ 0 0 4 7 5 \\ \end{array}$ $\begin{array}{c} 0 0 4 7 7 \\ 0 0 4 7 5 \\ 0 0 4 7 8 \\ 0 0 4 7 9 \\ 0 0 4 8 0 \\ 0 0 4 8 1 \\ 0 0 4 8 2 \\ 0 0 4 8 1 \\ 0 0 4 8 3 \\ 0 0 4 8 4 \\ 0 0 4 8 5 \\ 0 0 4 8 5 \\ 0 0 4 8 6 \\ 0 0 4 8 7 \\ 0 0 4 8 8 \\ 0 0 4 8 9 \\ \end{array}$	9 20	EC F987	** COM ** 1 ** 2 ** THE ** AN 1 ** AN 1 ** THE * THE: * THE: * ENTR: * * THE	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMAL LABEL ERROR F ASSI SE ARE LES OF SE BY U Y FORMA +0TO +1CO NTW TABLES -1 CON	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU THE SAME SING THE T: TAL SIZE MMAND STR O BYTE OF TERMINAT TINUES TH	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
$\begin{array}{c} 0 \ 0 \ 4 \ 6 \ 9 \\ 0 \ 0 \ 4 \ 7 \ 0 \\ 0 \ 0 \ 4 \ 7 \ 1 \\ 0 \ 0 \ 4 \ 7 \ 2 \\ 0 \ 0 \ 4 \ 7 \ 3 \\ 0 \ 0 \ 4 \ 7 \ 4 \\ 0 \ 0 \ 4 \ 7 \ 5 \\ \end{array}$	9 20	EC F987	** COM ** ** ** * THE * THE * THE * THE * * * * * * * * * * * * *	MANDS A DPR->AS Z=1 CAR Z=0 NON S=NORMAL LABEL ERROR F ASSI SE ARE LES OF SE BY U Y FORMA +0TO +1CO +NTW TABLES -1 CON SEC	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********* STO9 COMM THE DEFAU THE SAME SING THE T: TAL SIZE MMAND STR O BYTE OF TERMINAT TINUES TH OND COMMA	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************
$\begin{array}{c} 0 0 4 6 9 \\ 0 0 4 7 0 \\ 0 0 4 7 1 \\ 0 0 4 7 2 \\ 0 0 4 7 3 \\ 0 0 4 7 4 \\ 0 0 4 7 5 \\ \end{array}$ $\begin{array}{c} 0 0 4 7 7 \\ 0 0 4 7 5 \\ 0 0 4 7 8 \\ 0 0 4 7 9 \\ 0 0 4 8 0 \\ 0 0 4 8 1 \\ 0 0 4 8 2 \\ 0 0 4 8 1 \\ 0 0 4 8 3 \\ 0 0 4 8 4 \\ 0 0 4 8 5 \\ 0 0 4 8 5 \\ 0 0 4 8 6 \\ 0 0 4 8 7 \\ 0 0 4 8 8 \\ 0 0 4 8 9 \\ \end{array}$	9 20	EC F987	** COM ** ** * * * * * * * * * * * * * * * *	MANDS A DPR->AS: Z=1 CAR Z=0 NON S=NORMAL LABEL ERROR F: ******* ASS I SE ARE LES OF SE BY U Y FORMA +0TO +1CO +NTW TABLES -1 CON SEC -2 TER	RE ENTERE SISTO9 DI RIAGE RET CARRIAGE L RETURN "CMDBAD" LAG (*). ********** STO9 COMM THE DEFAU THE SAME SING THE SING THE TINUE STH OND COMMA MINATES C	D AS A SUBROUTINE WITH: RECT PAGE WORK AREA URN ENTERED RETURN DELIMITER ADDRESS MAY BE ENTERED TO ISSUE AN ************************************

ASSIST09 - MC6809 MONITOR PAGE 010 ASSIST09.SA:0 \* THIS IS THE DEFAULT LIST FOR THE SECOND COMMAND 00494 00495 \* LIST ENTRY. 00496A F99B FE A CMDTB2 FCB -2 STOP COMMAND SEARCHES \* THIS IS THE DEFAULT LIST FOR THE FIRST COMMAND 00498 \* LIST ENTRY. 00499 F99C MONITOR COMMAND TABLE A CMDTBL EQU 00500 00501A F99C 04 ٨ FCB 4 /B/ 'BREAKPOINT' COMMAND 00502A F99D 42 A FCC 00503A F99E 054D CBKPT-\* FDB A 04 00504A F9A0 A FCB Δ **43** 0417 00505A F9A1 00506A F9A2 'CALL' COMMAND A FCC /C/ CCALL-\* A FDB 00507A F9A4 04 FCB A 4 /D/ CDISP-\* 'DISPLAY' COMMAND 00508A F9A5 44 FCC A 049D 00509A F9A6 A FDB 00510A F9A8 04 A FCB 4 'ENCODE' COMMAND 00511A F9A9 45 A FCC /E/ CENCDE-\* 00512A F9AA 059F A FDB 00513A F9AC 04 A FCB 4 /G/ 'GO' COMMAND 00514A F9AD 47 A FCC CGO-\* 00515A F9AE 03D2 A FDB FCB 00516A F9B0 04 A 4 'LOAD' COMMAND 00517A F9B1 4C FCC /L/ A CLOAD-\* 04 DD 00518A F9B2 A FDB 00519A F9B4 04 A FCB 4 00520A F985 00521A F986 /M/ CMEM-\* 'MEMORY' COMMAND 4D A FCC 040D \* A FDB 00522A F9B8 04 A FCB 4 /N/ 'NULLS' COMMAND 00523A F9B9 4E A FCC CNULLS-\* 04FD FDB 00524A F9BA A 04 A FCB 00525A F9BC 4 'OFFSET' COMMAND 00526A F9BD 4F A FCC 10/ 00527A F9BE 050A A FDB COFFS-\* 00528A F9C0 04 A FCB 4 00529A F9C1 50 A FCC /P/ 'PUNCH' COMMAND CPUNCH-\* 00530A F9C2 04AF FDB А 04 FCB 00531A F9C4 A 4 /R/ CREG-\* 'REGISTERS' COMMAND 00532A F9C5 52 A FCC 00533A F9C6 0284 A FDB 00534A F9C8 04 A FCB 4 00535A F9C9 53 'STLEVEL' COMMAND A FCC /S/ CSTLEV-\* 00536A F9CA 04F2 A FDB 00537A F9CC 04 A FCB 4 00538A F9CD /T/ 'TRACE' COMMAND 54 A FCC CTRACE-\* 00539A F9CE 04D6 A FDB 00540A F9D0 04 A FCB 4 00541A F9D1 56 A FCC /V/ 'VERIFY' COMMAND 00542A F9D2 04CF CVER-\* A FDB 00543A F9D4 04 A FCB 4 00544A F9D5 57 A FCC /W/ 'WINDOW' COMMAND CWINDO-\* 00545A F9D6 0468 A FDB END, CONTINUE WITH THE SECOND 00546A F9D8 FCB -1 FF A

00548 00549

PAGE 011 ASSIS	09.SA:0	ASSISTO9 - MC6809 MONITOR			
00550 00551 00552 00553 00554 00555	*	4 - OUIZES DECODE BITE TO HER AND ADD DIACE			
00557A F9D9 A6 00558A F9DB 34 00559A F9DD C6 00560A F9DF 3D 00561A F9E0 8D 00562A F9E2 35 00563A F9E4 84 00564A F9E6 8B 00565A F9E8 19 00566A F9E9 89 00567A F9EB 19	06 A 10 A 04 F9E6 06 A 0F A 90 A Z0 40 A	OUT2H       LDA       ,X+       LOAD       NEXT       BYTE         PSHS       D       SAVE - DO       NOT       REREAD         LDB       #16       SHIFT       BY 4       BITS         MUL       WITH       MULTIPLY         BSR       ZOUTHX       SEND       OUT       AS         PULS       D       RESTORE       BYTES         ANDA       #\$0F       ISOLATE       RIGHT       HEX         OUTHX       ADDA       #\$90       PREPARE       A-F       ADJUST         ADA       ADJUST       ADJUST       ADA       ADJUST			
00568A F9EC 6E	9D E5EE SE	END JMP [VECTAB+.CODTA,PCR] SEND TO OUT HANDLER			
00570A F9F0 8D 00571A F9F2 8D 00572A F9F4 AF 00573	E5 F9D9 Z0 64 A	OT4HS BSR ZOUT2H CONVERT FIRST BYTE OT2HS BSR ZOUT2H CONVERT BYTE TO HEX STX 4,S UPDATE USERS X REGISTER FALL INTO SPACE ROUTINE			
00575 00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20	* * *	[SWI FORCITOR 7]			
00584 00585 00586 00587 00588 00599 00591A F9FA A6 00592A F9FC 81 00593A F9FE 22 00594A FA00 109E 00595A FA03 EE 00595A FA03 EE 00595A FA05 EF 00597A FA07 AF 00598A FA09 27 00599A FA0B AF 00600A FA0D 20 00601	* 61 A 2' 34 A 39 FA39 C2 A A6 A 64 A 7E A 2E FA39 A6 A 2A FA39	[SWI FUNCTION 9] SWAP VECTOR TABLE ENTRY INPUT: A=VECTOR TABLE CODE (OFFSET) X=0 OR REPLACEMENT VALUE OUTPUT: X=PREVIOUS VALUE VSWTH LDA 1,S LOAD REQUESTERS A CMPA #HIVTR ? SUB-CODE TOO HIGH BHI ZOTCH3 IGNORE CALL IF SO LDY VECTAB+.AVTBL LOAD VECTOR TABLE ADDRESS LDU A,Y U=OLD ENTRY STU 4,S RETURN OLD VALUE TO CALLERS X STX -2,S ? X=0 BEQ ZOTCH3 YES, DO NOT CHANGE ENTRY STX A,Y REPLACE ENTRY BRA ZOTCH3 RETURN FROM SWI			

B-47

PAGE 012 ASSIS	ST09.SA:0	ASSIST09 - MC680	9 MONITOR
00603 00604 00605 00606 00607 00608 00609 00610	* II * NUI * AU * * UNI	INCHNP - OBTAIN IN LLS AND RUBOUTS A FOMATIC LINE FEEL CARRIAGE RETURN LESS WE ARE LOADI	D IS SENT UPON RECIEVING A
00610 00611A FAOF 8D 00612A FA11 8D 00613A FA13 24 00614A FA15 4D 00615A FA16 27 00616A FA18 81 00617A FA1A 27 00618A FA1C A7 00619A FA1E 0D 00620A FA20 26 00621A FA22 81 00622A FA24 26 00623A FA26 86 00624A FA28 8D 00625A FA2A 0D 00626A FA2C 26 00627	5D       FA6E       ZINCH         5F       FA72       ZINCH         FA       FA0F         F9       FA11         7F       A         F5       FA11         61       A         8F       A         17       FA39         0D       A         04       FA2A         0A       A         C2       F9EC         F4       A         ZIN2         0B       FA39	P BSR XQPAUS BSR XQCIDT BCC ZINCHP TSTA BEQ ZINCH CMPA #\$7F BEQ ZINCH STA 1,S TST MISFLG BNE ZOTCH3 CMPA #CR BNE ZIN2 LDA #LF BSR SEND	RELEASE PROCESSOR CALL INPUT DATA APPENDAGE LOOP IF NONE AVAILABLE ? TEST FOR NULL IGNORE NULL ? RUBOUT BRANCH YES TO IGNORE STORE INTO CALLERS A ? LOAD IN PROGRESS BRANCH IF SO TO NOT ECHO ? CARRIAGE RETURN NO, TEST ECHO BYTE LOAD LINE FEED ALWAYS ECHO LINE FEED .ECHO ? ECHO DESIRED NO, RETURN
00629 00630 00631 00632 00633 00634 00635 00636A FA2E A6 00637A FA30 30 00638A FA33 81 00639A FA35 27 00640A FA37 8D 00641A FA39 0C 00642A FA3B 3B	* * INE * OUT *	[SWI FU OUTCH - OUT PUT: NONE CPUT: IF LINEFEED C=0 NO CTL LEAX <zpcrls, CMPA #LF BEQ ZPDTLP 2 BSR SEND</zpcrls, 	DICTION 1] PUT CHARACTER FROM A D IS THE OUTPUT CHARACTER THEN -X RECIEVED, C=1 CTL-X RECIEVED ***********************************
0 0 6 4 4 0 0 6 4 5 0 0 6 4 6 0 0 6 4 7 0 0 6 4 8 0 0 6 4 9 0 0 6 5 0	* * INF * OUT	[SWI FU PCRLF - SEND PUT: NONE PUT: CR AND LF S	NCTION 6] CR/LF TO CONSOLE HANDLER SENT TO HANDLER X, C=1 CTL-X RECIEVED
00652A FA3C 00654A FA3D 30 00655	8C FC ZPCRLF		NULL STRING PCR READY CR,LF STRING

B-48

PAGE 013 ASSIST09.SA:0	ASSISTO9 - MC6809 MONITOR
00657 00658 00659 00660 00661 00662 00663 00664 00665 00666 00665 00666 00667A FA40 86 0D 00668A FA42 8D A8 F9 00669A FA44 86 0A 00670	<ul> <li>************************************</li></ul>
00683A FA48 A6 80 00684A FA4A 81 04	<ul> <li>[SWI FUNCTION 2]</li> <li>PDATA1 - OUTPUT STRING TILL EOT (\$04)</li> <li>THIS ROUTINE PAUSES IF AN INPUT BYTE BECOMES</li> <li>AVAILABLE DURING OUTPUT TRANSMISSION UNTIL A</li> <li>SECOND IS RECIEVED.</li> <li>INPUT: X-&gt;STRING</li> <li>OUTPUT: STRING SENT TO OUTPUT CONSOLE DRIVER</li> <li>C=0 NO CTL-X, C=1 CTL-X RECIEVED</li> <li>************************************</li></ul>
00701A FA50 8D 06 F. 00702A FA52 1F A9 00703A FA54 E7 E4	<ul> <li>************************************</li></ul>
	* CHKABT - SCAN FOR INPUT PAUSE/ABORT DURING OUTPUT * OUTPUT: C=0 OK, C=1 ABORT (CTL-X ISSUED) * VOLATILE: U,X,D A72 CHKABT BSR XQCIDT ATTEMPT INPUT A61 BCC CHKRTN BRANCH NO TO RETURN

PAGE 014 ASSIS	ST09.SA:0	ASSIST09 - MC6809 MONITOR
00711A FA5C 81 00712A FA5E 26 00713A FA60 53 00714A FA61 39 00715A FA62 8D 00715A FA62 8D 00716A FA64 8D 00717A FA66 24 00718A FA68 81 00719A FA6A 27 00720A FA6C 4F 00721A FA6D 39	18 A 02 FA62 CHKSEC CHKRTN 0A FA6E CHKWT 0C FA72 FA FA62 18 A F4 FA60	
00723 00724A FA6E 6E 00725A FA72 AD 00726A FA76 84 00727A FA78 39	* SAVE 9D E578 XQPAUS 9D E562 XQCIDT 7F A	
00729 00730 00731 00732 00733 00734 00735 00736	* THE * TRA * TRA * TRA * A C	NMI DEFAULT INTERRUPT HANDLER NMI HANDLER IS USED FOR TRACING INSTRUCTIONS. CE PRINTOUTS OCCUR ONLY AS LONG AS THE STACK CE LEVEL IS NOT BREACHED BY FALLING BELOW IT. CING CONTINUES UNTIL THE COUNT TURNS ZERO OR TL-X IS ENTERED FROM THE INPUT CONSOLE DEVICE.
00738A FA79	4F A MSHOWP	FCB 'O, 'P, '-, EOT OPCODE PREP
00740A FA7D 8D 00741A FA7F 0D 00742A FA81 26 00743A FA83 0D 00744A FA85 2B 00745A FA87 30 00745A FA89 9C 00746A FA89 9C 00747A FA8B 25 00748A FA8D 30 00749A FA90 3F 00750A FA91 00751A FA92 09 00753A FA94 30 00753A FA98 3F 00754A FA99	42 FAC1 NMIR 8F A 34 FAB7 90 A 29 FAB0 6C A F8 A 23 FAB0 8C E9 02 A 8E A 8D E501 05 A	BSRLDDPLOAD PAGE AND VERIFY STACKTSTMISFLG ? THRU A BREAKPOINTBNENMICONBNENMICONBRANCH IF SO TO CONTINUETSTSWICNT ? INHIBIT "SWI" DURING TRACEBMINMITRCBRANCH YESLEAX12,SOBTAIN USERS STACK POINTERCMPXSLEVEL ? TO TRACE HEREBLONMITRCBRANCH IF TOO LOW TO DISPLAYLEAXMSHOWP,PCR LOAD OP PREPSWISEND TO CONSOLEFCBPDATA1FUNCTIONROLDELIMSAVE CARRY BITLEAXLASTOP,PCR POINT TO LAST OPSWISEND OUT AS HEXFCBOUT4HSFUNCTION
00755A FA9A 8D 00756A FA9C 25 00757A FA9E 06 00758A FAAO 25 00759A FAA2 9E 00760A FAA4 27 00761A FAA6 30 00762A FAA8 9F 00763A FAAA 27 00764A FAAC 8D 00765A FAAE 25	17       FAB3         37       FAD5         8E       A         33       FAD5         91       A         2F       FAD5         1F       A         91       A         29       FAD5         AA       FA58         25       FAD5	BSRREGPRSFOLLOW MEMORY WITH REGISTERSBCSZBKCMDBRANCH IF "CANCEL"RORDELIMRESTORE CARRY BITBCSZBKCMDBRANCH IF "CANCEL"LDXTRACECLOAD TRACE COUNTBEQZBKCMDIF ZERO TO COMMAND HANDLERLEAX-1,XMINUS ONESTXTRACECREFRESHBEQZBKCMDSTOP TRACE WHEN ZEROBSRCHKABT? ABORT THE TRACEBCSZBKCMDBRANCH YES TO COMMAND HANDLER

-----

PAGE 015 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR NO, TRACE ANOTHER INSTRUCTION 00766A FAB0 16 03F7 FEAA NMITRC LBRA CTRCE3 00768A FAB3 17 01B9 FC6F REGPRS LBSR REGPRT PRINT REGISTERS AS FROM COMMAND 00769A FAB6 39 RETURN TO CALLER RTS 00771 \* JUST EXECUTED THRU A BRKPNT. NOW CONTINUE NORMALLY 00772A FAB7 UF 8F CLEAR THRU FLAG A NMICON CLR MISFLG 00773A FAB9 17 02EB FDA7 LBSR ARMBK2 ARM BREAKPOINTS 00774A FABC 3B RTT AND CONTINUE USERS PROGRAM RTT 00776 \* LDDP - SETUP DIRECT PAGE REGISTER, VERIFY STACK. 00777 \* AN INVALID STACK CAUSES A RETURN TO THE COMMAND \* HANDLER. 00778 00779 \* INPUT: FULLY STACKED REGISTERS FROM AN INTERRUPT \* OUTPUT: DPR LOADED TO WORK PAGE 00780 00782A FABD '?, BELL, \$20, EOT ERROR RESPONSE 3F A ERRMSG FCB 00784A FAC1 E6 8D E4D8 LDDP LDB BASEPG, PCR LOAD DIRECT PAGE HIGH BYTE 00785A FAC5 1F SETUP DIRECT PAGE REGISTER 9B TFR Α B,DP 00786A FAC7 Al 63 A CMPA 3,5 ? IS STACK VALID FAFO 25 00787A FAC9 27 BEQ RTS YES, RETURN 00788A FACB 10DE 97 RSTACK RESET TO INITIAL STACK POINTER A LDS ERRMSG, PCR LOAD ERROR REPORT 00789A FACE 30 8C EC ERROR LEAX 00790A FAD1 3F SWI SEND OUT BEFORE REGISTERS 00791A FAD2 03 FCB PDATA ON NEXT LINE A \* FALL INTO BREAKPOINT HANDLER 00792 00794 00795 [SWI FUNCTION 10] 00796 BREAKPOINT PROGRAM FUNCTION 00797 PRINT REGISTERS AND GO TO COMMAND HANLER 00798 FAB3 ZBKPNT BSR REGPRS PRINT OUT REGISTERS 00799A FAD3 8D DE FE21 F8F9 ZBKCMD LBRA 00800A FAD5 16 CMDNEP NOW ENTER COMMAND HANDLER 00802 00803 IRQ, RESERVED, SWI2 AND SWI3 INTERRUPT HANDLERS 00804 THE DEFAULT HANDLING IS TO CAUSE A BREAKPOINT. 00805 \* 00806 A SWI2R EQU SWI2 ENTRY FAD8 \* 00807 FAD8 A SWI3R EQU SWI3 ENTRY \* 00808 FAD8 A IRQR EQU IRQ ENTRY FAC1 RSRVDR BSR E7 LDDP SET BASE PAGE, VALIDATE STACK 00809A FAD8 8D 00810A FADA 20 F7 FAD3 BRA ZBKPNT FORCE A BREAKPOINT 00812 FIRQ HANDLER 00813 00814 JUST RETURN FOR THE FIRQ INTERRUPT 00815 A FIRQR EQU RTI IMMEDIATE RETURN 00816 FABC

----

B-51

PAGE 016 ASSIST09.SA:0	ASSISTO9 - MC6809 MONITOR
00818	*****
00819 00820	* DEFAUL'I I/O DRIVERS ************************************
0 0 8 2 2 0 0 8 2 3 0 0 8 2 4	<pre>* CIDTA - RETURN CONSOLE INPUT CHARACTER * OUTPUT: C=0 IF NO DATA READY, C=1 A=CHARACTER * U VOLATILE</pre>
00825A FADC DE FO A 00826A FADE A6 C4 A 00827A FAE0 44	CIDTA LDU VECTAB+.ACIA LOAD ACIA ADDRESS LDA ,U LOAD STATUS REGISTER LSRA TEST RECIEVER REGISTER FLAG
00828A FAE1 24 02 FAE5 00829A FAE3 A6 41 A	BCC CIRTN RETURN IF NOTHING LDA 1,U LOAD DATA BYTE
00830A FAE5 39	CIRTN RTS RETURN TO CALLER
00832	* CION - INPUT CONSOLE INITIALIZATION * COON - OUTPUT CONSOLE INITIALIZATION
00834 00835 FAE6 A	* A,X VOLATILE CION EQU *
	COON LDA #3 RESET ACIA CODE
00837A FAE8 9E F0 A 00838A FAEA A7 84 A	LDX VECTAB+.ACIA LOAD ACIA ADDRESS STA ,X STORE INTO STATUS REGISTER
00839A FAEC 86 51 A	LDA #\$51 SET CONTROL
00840A FAEE A7 84 A 00841A FAF0 39	STA ,X REGISTER UP RTS RTS RETURN TO CALLER
00843 00844 FAFO A	* THE FOLLOWING HAVE NO DUTIES TO PERFORM CIOFF EQU RTS CONSOLE INPUT OFF
	COOFF EQU RTS CONSOLE OUTPUT OFF
0 0 8 4 7 0 0 8 4 8 0 0 8 4 9 0 0 8 5 0	<ul> <li>CODTA - OUTPUT CHARACTER TO CONSOLE DEVICE</li> <li>INPUT: A=CHARACTER TO SEND</li> <li>OUTPUT: CHAR SENT TO TERMINAL WITH PROPER PADDING</li> <li>ALL REGISTERS TRANSPARENT</li> </ul>
	CODTA PSHS U,D,CC SAVE REGISTERS,WORK BYTE LDU VECTAB+.ACIA ADDRESS ACIA
00853A FAF3 DE F0 A 00854A FAF5 8D 1B FB12	LDU VECTAB+.ACIA ADDRESS ACIA BSR CODTAO CALL OUTPUT CHAR SUBROTINE
00855A FAF7 81 10 A	
00856A FAF9 27 12 FB0D 00857A FAFB D6 F2 A	
00858A FAFD 81 0D A	
00859A FAFF 26 02 FB03	
00860A FB01 D6 F3 A 00861A FB03 4F	LDB VECTAB+.PAD+1 LOAD NEW LINE PAD COUNT CODTPD CLRA CREATE NULL
00862A FB04 E7 E4 A	STB ,S SAVE COUNT
00863A FB06 8C A 00864A FB07 8D 09 FB12	FCB SKIP2 ENTER LOOP CODTLP BSK CODTAO SEND NULL
00865A FB09 6A E4 A	DEC ,S ? FINISHED
00866A FBOB 2A FA FB07 00867A FBOD 35 C7 A	BPL CODTLP NO, CONTINUE WITH MORE CODTRT PULS PC,U,D,CC RESTORE REGISTERS AND RETURN
	CODTAD LBSR XQPAUS TEMPORARY GIVE UP CONTROL
00870A FB12 E6 C4 A 00871A FB14 C5 02 A	CODTAO LDB ,U LOAD ACIA CONTROL REGISTER BITB #\$02 7 TX REGISTER CLEAR
000/1A FD14 C3 02 A	DITO #AAT ( IV VENIDIEV CURBY

PAGE 017 ASSIS	T09.SA:0	ASSISTO9 - MC680	9 MONITOR
00872A FB16 27 00873A FB18 A7 00874A FB1A 39 00875	F7 FB0F 41 A *E	BEQ CODTAD STA l,U RTS	RELEASE CONTROL IF NOT STORE INTO DATA REGISTER RETURN TO CALLER
00877			/VERIFY/PUNCH MECHANISM
00878 00880A FB1B 86 00881A FB1D 6D 00882A FB1F 26 00883A FB21 4C 00884A FB22 3F 00885A FB23 00886A FB24 0C 00887A FB26 39	A IS 11 A BSON 66 A 01 FB22 BSON2 01 A 8F A	S VOLATILE LDA #\$11 TST 6,S BNE BSON2 INCA SWI FCB OUTCH INC MISFLG RTS	SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER
00889 00890 00891A FB27 86 00892A FB29 3F 00893A FB2A 00894A FB2B 4A 00895A FB2C 3F 00896A FB2D 00897A FB2E 0A 00898A FB30 8E 00899A FB33 30 00900A FB35 26 00901A FB37 39		VOLATILE LDA #\$14 SWI FCB OUTCH DECA SWI FCB OUTCH DEC MISFLG LDX #25000	
00903 00904 00905 00906 00907 00908 00909	* INP( * * * * OUT)	S+4≕START AD S+2=STOP ADD S+0=RETURN A	E, VERIFY(-1),PUNCH(0),LOAD(1) DRESS RESS DDRESS COMPLETION, Z=0 INVALID LOAD/VER
00911A FB38 EE 00912A FB3A 6D 00913A FB3C 27 00914 00915 00916 00917 00918A FB3E 32 00919A FB40 3F 00920A FB41 00921A FB42 81 00922A FB44 26 00923A FB46 3F	62 A BSDTA 66 A 54 FB92 * DUR * 7D A BSDLD 00 A 53 A BSDLD FA FB40	TST 6,S BEO BSDPUN ING READ/VERIFY: LEAS -3,S 1 SWI FCB INCHNP	U=TO ADDRESS OR OFFSET ? PUNCH BRANCH YES S+2=MSB ADDRESS SAVE BYTE S+1=BYTE COUNTER S+0=CHECKSUM U HOLDS OFFSET ROOM FOR WORK/COUNTER/CHECKSUM GET NEXT CHARACTER FUNCTION ? START OF S1/S9 BRANCH NOT GET NEXT CHARACTER

PAGE 018 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR 00924A FB47 00 Α FCB INCHNP FUNCTION 00925A FB48 81 39 A CMPA **# '**9 ? HAVE S9 00926A FB4A 27 22 FB6E BEQ BSDSRT YES, RETURN GOOD CODE ? HAVE NEW RECORD 00927A FB4C 81 31 CMPA #11 A 00928A FB4E 26 F2 **FB42** BNE BSDLD2 BRANCH IF NOT 00929A FB50 6F E4 CLR ,S CLEAR CHECKSUM Δ BYTE 00930A FB52 8D 21 **FB75** BSR OBTAIN BYTE COUNT 00931A FB54 E7 61 STB 1,S SAVE FOR DECREMENT A \* READ ADDRESS 00932 00933A FB56 8D 1D **FB75** BYTE OBTAIN HIGH VALUE BSR 00934A FB58 E7 62 A STB 2,S SAVE IT BYTE 00935A FB5A 8D 19 **FB75** BSR OBTAIN LOW VALUE 00936A FB5C A6 62 MAKE D=VALUE A LDA 2,S 00937A FB5E 31 CB A LEAY D,U Y=ADDRESS+OFFSET \* STORE TEXT 00938 NEXT BYTE FB75 BSDNXT BSR BYTE 00939A FB60 8D 13 0C **FB70** BRANCH IF CHECKSUM 00940A FB62 27 BEO BSDEOL 00941A FB64 6D 69 ? VERIFY ONLY A TST 9,S BSDCMP 00942A FB66 2B 02 FB6A BMI YES, ONLY COMPARE , Y STORE INTO MEMORY 00943A FB68 E7 A4 A STB 00944A FB6A E1 , Y+ AO A BSDCMP CMPB ? VALID RAM 00945A FB6C 27 F2 FB60 BEQ BSDNXT YES, CONTINUE READING A BSDSRT PULS 00946A FB6E 35 RETURN WITH Z SET PROPER 92 PC,X,A 00948A FB70 4C BSDEOL INCA ? VALID CHECKSUM 00949A FB71 27 CD FB40 BSDLD1 BRANCH YES BEO RETURN Z=0 INVALID 00950A FB73 20 F9 FB6E BRA BSDSRT 00952 \* BYTE BUILDS 8 BIT VALUE FROM TWO HEX DIGITS IN 00953A FB75 8D FB89 BYTE BYTHEX OBTAIN FIRST HEX 12 BSR PREPARE SHIFT 00954A FB77 C6 10 A LDB #16 00955A FB79 3D MUL OVER TO A 00956A FB7A 8D 0D **FB89** BSR BYTHEX OBTAIN SECOND HEX 00957A FB7C 34 04 A PSHS B SAVE HIGH HEX ,S+ 00958A FB7E AB F.O COMBINE BOTH SIDES A ADDA 00959A FB80 1F 89 A TFR A,B SEND BACK IN B COMPUTE NEW CHECKSUM 00960A FB82 AB 62 2,S A ADDA 00961A FB84 A7 62 A STA 2,5 STORE BACK 00962A FB86 6A 00963A FB88 39 DECREMENT BYTE COUNT 63 DEC 3,S A RETURN TO CALLER BYTRTS RTS 00965A FB89 3F BYTHEX SWI GET NEXT HEX 00966A FB8A 00 INCHNP CHARACTER FCB A 00967A FB8B 17 01D4 FD62 LBSR CNVHEX CONVERT TO HEX 00968A FB8E 27 F8 BEQ RETURN IF VALID HEX FB88 BYTRTS PC, U, Y, X, A RETURN TO CALLER WITH Z=0 00969A FB90 35 F2 A PULS 00971 \* PUNCH STACK USE: S+8=TO ADDRESS 00972 S+6=RETURN ADDRESS 00973 \* S+4=SAVED PADDING VALUES 00974 \* S+2 FROM ADDRESS S+1=FRAME COUNT/CHECKSUM 00975 S+0=BYTE COUNT 00976 00977A FB92 DE F2 A BSDPUN LDU VECTAB+.PAD LOAD PADDING VALUES 4,S 00978A FB94 AE 64 A LDX X=FROM ADDRESS 00979A FB96 34 56 A PSHS U,X,D CREATE STACK WORK AREA

#24

SET A=0, B=24

LDD

00980A FB98 CC

0018

A

-

### PAGE 019 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR

00981A								
	FB9B	D7	F2	Α		STB	VECTAB+.E	PAD SETUP 24 CHARACTER PADS
00982A	FB9D	3F				SWI		SEND NULLS OUT
00983A	FB9E		01	Α		FCB	OUTCH	FUNCTION
00984A		C6	04	A		LDB	#4	SETUP NEW LINE PAD TO 4
00985A			F2	A		STD		PAD SETUP PUNCH PADDING
00986					* CALCI	LATE SI		
00987A	FRA3	EC	68	Α	BSPGO	LDD	8,S	LOAD TO
00988A			62	A	00100			MINUS FROM=LENGTH
00989A			0018			SUBD	2,S	? MORE THAN 23
				A			#24	
00990A				BAF		BLO	BSPOK	NO, OK
00991A			17	Α		LDB	#23	FORCE TO 23 MAX
00992A			-		BSPOK	INCB	-	PREPARE COUNTER
00993A	100 (000)0000 (000)		E4	A		STB	,S	STORE BYTE COUNT
00994A			03	A		ADDB	#3	ADJUST TO FRAME COUNT
00995A	FBB4	E7	61	A		STB	1,S	SAVE
00996					*PUNCH	CR, LF, N	ULS,S,1	
00997A	FBB6	30	8C 33			LEAX	<bspstr, b<="" td=""><td>PCR LOAD START RECORD HEADER</td></bspstr,>	PCR LOAD START RECORD HEADER
A86600		3F				SWI		SEND OUT
00999A	FBBA		03	Α		FCB	PDATA	FUNCTION
01000					* SEND	FRAME C	COUNT	
01001A	FBBB	5F				CLRB		INITIALIZE CHECKSUM
01002A	FBBC	30	61	Α		LEAX	1,S	POINT TO FRAME COUNT AND ADDR
01003A				BE7		BSR	BSPUN2	SEND FRAME COUNT
01004					*DATA A	2010/2010/00/00		
01005A	FBC0	8D	25 FE	BE7	DATA	BSR	BSPUN2	SEND ADDRESS HI
01006A				BE7		BSR	BSPUN2	SEND ADDRESS LOW
01007					*PUNCH		201 0112	
01008A	FBC4	AE	62	A		LDX	2,5	LOAD START DATA ADDRESS
01009A					BSPMRE		BSPUN2	SEND OUT NEXT BYTE
01010A			E4	A		DEC	,S	? FINAL BYTE
01011A				BC6		BNE	BSPMRE	LOOP IF NOT DONE
01012A			62					
	L DCC	MC .	0.4	A		STX	2,S	UPDATE FROM ADDRESS VALUE
					* DUINIOU	OU DOUOL		
01013	-				*PUNCH	CHECKSU	JM	CONDL BUCK
01014A		53			*PUNCH	COMB		COMPLEMENT
01014A 01015A	FBCF	53 E7	61	A	*PUNCH	COMB STB	1,S	STORE FOR SENDOUT
01014A 01015A 01016A	FBCF FBD1	53 E7 30	61 61	A	*PUNCH	COMB STB LEAX	1,S 1,S	STORE FOR SENDOUT POINT TO IT
01014A 01015A 01016A 01017A	FBCF FBD1 FBD3	53 E7 30 8D	61 61 14 FE	A BE9	*PUNCH	COMB STB LEAX BSR	1,S 1,S BSPUNC	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX
01014A 01015A 01016A 01017A 01018A	FBCF FBD1 FBD3 FBD5	53 E7 30 8D AE	61 61 14 F8 68	A BE9 A	*PUNCH	COMB STB LEAX BSR LDX	l,S l,S BSPUNC 8,S	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS
01014A 01015A 01016A 01017A 01018A 01019A	FBCF FBD1 FBD3 FBD5 FBD7	53 E7 30 8D AE AC	61 61 14 FE 68 62	A BE9 A A	*PUNCH	COMB STB LEAX BSR LDX CMPX	1,S 1,S BSPUNC 8,S 2,S	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE
01014A 01015A 01016A 01017A 01018A 01019A 01020A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9	53 E7 30 8D AE AC 24	61 61 14 F6 68 62 C8 F6	A BE9 A	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS	l,S l,S BSPUNC 8,S 2,S BSPGO	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBDB	53 E7 30 8D AE AC 24 30	61 61 14 FE 68 62	A BE9 A A	*PUNCH	COMB STB LEAX BSR LDX CMPX	l,S l,S BSPUNC 8,S 2,S BSPGO	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBDB FBDE	53 E7 30 8D AE AC 24 30	61 61 14 F8 68 62 C8 F8	A BE9 A A	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS	l,S l,S BSPUNC 8,S 2,S BSPGO	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBDB FBDE	53 E7 30 8D AE AC 24 30	61 61 14 F8 68 62 C8 F8	A BE9 A A	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS LEAX	l,S l,S BSPUNC 8,S 2,S BSPGO	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBDB FBDE FBDF	53 E7 30 8D AE AC 24 30 3F	61 61 14 Ff 68 62 C8 Ff 8C 11	A BE9 A BA3	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,b< td=""><td>STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING</td></bspeof,b<>	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A 01023A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD9 FBD8 FBDE FBDF FBDF FBE0	53 E7 30 8D AE AC 24 30 3F EC	61 61 14 FF 68 62 C8 FF 8C 11 03	A BE9 A BA3 A	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,p PDATA 4,S</bspeof,p 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A 01023A 01024A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBD8 FBDE FBDF FBE0 FBE2	53 E7 30 8D AE AC 24 30 3F EC DD	61 61 14 FF 68 62 C8 FF 8C 11 03 64	A BE9 A BA3 A A	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,p PDATA 4,S</bspeof,p 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A 01023A 01024A 01025A 01026A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBD8 FBDE FBDF FBE0 FBE2 FBE4	53 E7 30 8D AE AC 24 30 3F EC DD 4F	61 61 14 FF 68 62 C8 FF 8C 11 03 64	A BE9 A BA3 A A	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,f PDATA 4,S VECTAB+.F</bspeof,f 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE SET Z=1 FOR OK RETURN
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A 01023A 01024A 01025A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBD8 FBDE FBDF FBE0 FBE2 FBE4	53 E7 30 8D AE AC 24 30 3F EC DD 4F	61 61 14 Ff 68 62 C8 Ff 8C 11 03 64 F2	A BA3 A A A A A A	*PUNCH	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD CLRA	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,f PDATA 4,S VECTAB+.F</bspeof,f 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A 01023A 01024A 01025A 01026A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBD8 FBD8 FBD8 FBD6 FBD6 FBE2 FBE4 FBE5	53 E7 30 8D AE 24 30 3F EC DD 4F 35	61 61 14 Ff 68 62 C8 Ff 8C 11 03 64 F2	A BA3 A A A A A A A	*PUNCH BSPUN2	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD CLRA PULS	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,f PDATA 4,S VECTAB+.F</bspeof,f 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE SET Z=1 FOR OK RETURN
01014A 01015A 01016A 01017A 01018A 01020A 01021A 01022A 01023A 01025A 01025A 01025A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBD8 FBD6 FBD6 FBD7 FBE0 FBE2 FBE4 FBE5 FBE7	53 E7 30 8D AE AC 24 30 3F EC DD 4F 35 EB	61 61 14 F8 68 62 C8 F8 8C 11 03 64 F2 D6 84	A BA3 A BA3 A A A A A A		COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD CLRA PULS ADDB	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,i PDATA 4,S VECTAB+.I PC,U,X,D</bspeof,i 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE SET Z=1 FOR OK RETURN RETURN WITH OK CODE
01014A 01015A 01016A 01017A 01018A 01020A 01021A 01022A 01023A 01024A 01025A 01027A 01027A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBD8 FBD6 FBD6 FBD7 FBE0 FBE2 FBE4 FBE5 FBE7	53 E7 30 8D AE AC 24 30 3F EC DD 4F 35 EB	61 61 14 F8 68 62 C8 F8 8C 11 03 64 F2 D6 84	A BA3 A BA3 A A A A A A	BSPUN2	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD CLRA PULS ADDB	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,f PDATA 4,S VECTAB+.F PC,U,X,D ,X</bspeof,f 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE SET Z=1 FOR OK RETURN RETURN WITH OK CODE ADD TO CHECKSUM
01014A 01015A 01016A 01017A 01018A 01020A 01021A 01022A 01023A 01024A 01025A 01027A 01027A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBD7 FBD9 FBD8 FBD7 FBE0 FBE2 FBE4 FBE5 FBE7 FBE9	53 E7 30 8D AE AC 24 30 3F EC DD 4F 35 EB	61 61 14 F8 68 62 C8 F8 8C 11 03 64 F2 D6 84	A BA3 BA3 A A A A A A A A A A A 9D9	BSPUN2	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD CLRA PULS ADDB LBRA	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,h PDATA 4,S VECTAB+.H PC,U,X,D ,X ZOUT2H</bspeof,h 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE SET Z=1 FOR OK RETURN RETURN WITH OK CODE ADD TO CHECKSUM SEND OUT AS HEX AND RETURN
01014A 01015A 01016A 01017A 01018A 01020A 01021A 01022A 01023A 01024A 01025A 01026A 01027A 01029A 01029A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBDE FBDF FBE0 FBE2 FBE4 FBE5 FBE7 FBE9 FBEC	53 E7 30 8D AE AC 24 30 3F EC DD 4F 35 EB	61 61 14 FF 68 62 C8 FF 8C 11 03 64 F2 D6 84 FDED FS	A BA3 BA3 A A A A A A A A A A A A A A A	BSPUN2 BSPUNC BSPSTR	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD CLRA PULS ADDB LBRA FCB	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,h PDATA 4,S VECTAB+.H PC,U,X,D ,X ZOUT2H 'S,'1,EOS</bspeof,h 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE SET Z=1 FOR OK RETURN RETURN WITH OK CODE ADD TO CHECKSUM SEND OUT AS HEX AND RETURN T CR,LF,NULLS,S,1
01014A 01015A 01016A 01017A 01018A 01019A 01020A 01021A 01022A 01023A 01024A 01025A 01026A 01027A 01029A 01032A	FBCF FBD1 FBD3 FBD5 FBD7 FBD9 FBD8 FBDE FBDF FBE0 FBE2 FBE4 FBE5 FBE7 FBE9 FBE7 FBE5	53 E7 30 8D AE AC 24 30 3F EC DD 4F 35 EB	61 61 14 FF 68 62 C8 Ff 8C 11 03 64 F2 D6 84 FDED F5 53	A BA3 BA3 A A A A A A A A A A A A A A A	BSPUN2 BSPUNC	COMB STB LEAX BSR LDX CMPX BHS LEAX SWI FCB LDD STD CLRA PULS ADDB LBRA FCB	1,S 1,S BSPUNC 8,S 2,S BSPGO <bspeof,h PDATA 4,S VECTAB+.H PC,U,X,D ,X ZOUT2H 'S,'1,EOS</bspeof,h 	STORE FOR SENDOUT POINT TO IT SEND OUT AS HEX LOAD TOP ADDRESS ? DONE BRANCH NOT PCR PREPARE END OF FILE SEND OUT STRING FUNCTION RECOVER PAD COUNTS PAD RESTORE SET Z=1 FOR OK RETURN RETURN WITH OK CODE ADD TO CHECKSUM SEND OUT AS HEX AND RETURN T CR,LF,NULLS,S,1 OFC/EOF STRING

01036

\* HSDTA - HIGH SPEED PRINT MEMORY

PAGE 020 ASSIST09.SA:0			ASSISTO9 - MC6809 MONITOR						
	01037					* INPUT	: S+4=9	START ADD	RESS
	01038					*		TOP ADDR	
	01039					*		RETURN ADI	
	01040					* X,D \	OLATIL		
	01042					* SENI	) TITLE		
	01043A		3F			HSDTA	SWI		SEND NEW LINE
	01044A		06	06	A		FCB	PCRLF	FUNCTION
	01045A 01046A			06	A	HSBLNK	LDB	#6	PREPARE 6 SPACES SEND BLANK
	01047A		51	07	A	noodaa	FCB	SPACE	FUNCTION
	01048A		5A				DECB		COUNT DOWN
	01049A			FB	FC00		BNE	HSBLNK	LOOP IF MORE
	01050A						CLRB		SETUP BYTE COUNT
	01051A			98	the second	HSHTTL		B,A	PREPARE FOR CONVERT
	01052A			FDDB	F9E6		LBSR	ZOUTHX	CONVERT TO A HEX DIGIT
	01053A 01054A		3F	07			SWI	00000	SEND BLANK FUNCTION
	01054A 01055A		35	07	A		FCB SWI	SPACE	SEND ANOTHER
	01056A		30	07	А		FCB	SPACE	BLANK
	01057A		5C				INCB	5111013	UP ANOTHER
	01058A	FC10	C1	10	A		CMPB	#\$10	? PAST 'F'
	01059A			F2	FC06		BLO	HSHTTL	LOOP UNTIL SO
	01060A		3F	0.0		HSHLNE		2001 2	TO NEXT LINE
	01061A		25	06	A		FCB	PCRLF	FUNCTION RETURN IF USER ENTERED CTL-X
	01062A 01063A			2F 64	FC47 A		BCS LEAX	HSDRTN 4,S	POINT AT ADDRESS TO CONVERT
	01064A			04	~		SWI	4,5	PRINT OUT ADDRESS
	01065A		51	05	A		FCB	OUT4HS	FUNCTION
	01066A	FC1C	AE	64	Α		LDX	4,S	LOAD ADDRESS PROPER
	01067A			10	A		LDB	#16	NEXT SIXTEEN
	01068A		3F	~ .		HSHNXT		2000200	CONVERT BYTE TO HEX AND SEND
	01069A 01070A		54	04	A		FCB DECB	OUT2HS	FUNCTION COUNT DOWN
	01071A			FB	FC20		BNE	HSHNXT	LOOP IF NOT SIXTEENTH
	01072A	FC25	3F				SWI		SEND BLANK
	01073A			07	A		FCB	SPACE	FUNCTION
	01074A			64	A		LDX	4,S	RELOAD FROM ADDRESS
	01075A 01076A			10 80	A	HSHCHR	LDB	#16 ,X+	COUNT NEXT BYTE
	01070A			04	FC33	попсик	BMI	HSHDOT	TOO LARGE, TO A DOT
	01078A			20	A		CMPA	#'	? LOWER THAN A BLANK
	01079A			02	FC35		BHS	HSHCOK	NO, BRANCH OK
	01080A			2E	A	HSHDOT		<b>#'</b> .	CONVERT INVALID TO A BLANK
	01081A		3F	01		HSHCOK		OUMOU	SEND CHARACTER
	01082A 01083A		5 8	01	A		FCB DECB	OUTCH	FUNCTION ? DONE
	01084A			Fl	FC2B		BNE	HSHCHR	BRANCH NO
	01085A			62	A		CPX	2,5	? PAST LAST ADDRESS
	01086A	FC3C	24	09	FC47		BHS	HSDRTN	QUIT IF SO
	01087A	FC3E	AF	64	A		STX	4,S	UPDATE FROM ADDRESS
	01088A			65	A		LDA	5,S	LOAD LOW BYTE ADDRESS
	01089A			~~	<b>DO1</b>		ASLA	ucut no	? TO SECTION BOUNDRY
	01090A 01091A			CF B5	FC14 FBFC		BNE BRA	HSHLNE HSDTA	BRANCH IF NOT BRANCH IF SO
	01091A			65	r Dr C	HSDRTN		HOUTA	SEND NEW LINE
	01093A			06	А		FCB	PCRLF	FUNCTION
	01094A	FC49	39				RTS		RETURN TO CALLER

PAGE 021 ASSIST09.SA:0	ASSIST09 - MC	6809 MONITOR
01095	*F	
01097		*****
01098 01099	* ASSISTO *****	9 COMMANDS *******
01101 01102A FC4A 8D 23 FC	******************** CGF CREG BSR REGPR	ERS - DISPLAY AND CHANGE REGISTERS I PRINT REGISTERS
01103A FC4C 4C 01104A FC4D 8D 21 FC	INCA 270 BSR REGCH	SET FOR CHANGE FUNCTION G GO CHANGE, DISPLAY REGISTERS
01105A FC4F 39	RTS	RETURN TO COMMAND PROCESSOR
01107	*****	*****
01108	* REGPRT - PRI	NT/CHANGE REGISTERS SUBROUTINE
01109 01110		MDBAD' IF OVERFLOW DETECTED DURING ON. CHANGE DISPLAYS REGISTERS WHEN
01111 01112	<pre>* DONE. * REGISTER MASK LIS</pre>	T CONSISTS OF:
01113	* A) CHARACTERS DE	
01114 01115	* B) ZERO FOR ONE * C) OFFSET ON STA	BYTE, -1 FOR TWO CK TO REGISTER POSITION
01116	* INPUT: SP+4=STACK	
01117 01118		A#0 PRINT AND CHANGE REGISTER DISPLAY)
01119	* C=1 CONTR	OL-X ENTERED, C=0 OTHERWISE
01120 01121	* VOLATILE: D,X (CH * B,X (DI	
01122		*****
01123A FC50 50 01124A FC54 41		,-1,19 PC REG 10 A REG
01125A FC57 42	A FCB 'B,0,	
01126A FC5A 58 01127A FC5D 59		,13 X REG ,15 Y REG
01127A FC50 55		,17 U REG
01129A FC63 53 01130A FC66 43	A FCB 'S,-1	,1 S REG
01131A FC6A 44		,0,9 CC REG ,0,12 DP REG
01132A FC6E 00	A FCB 0	END OF LIST
01134A FC6F 4F 01135A FC70 30 E8 10	REGPRT CLRA A REGCHG LEAX 4+12,	SETUP PRINT ONLY FLAG S READY STACK VALUE
01136A FC73 34 32	A PSHS Y,X,A	
01137A FC75 31 8C D8		K, PCR LOAD REGISTER MASK
01138A FC78 EC A0 01139A FC7A 4D	A REGP1 LDD ,Y+ TSTA	LOAD NEXT CHAR OR <=0 ? END OF CHARACTERS
01140A FC7B 2F 04 FC	C81 BLE REGP2	BRANCH NOT CHARACTER
01141A FC7D 3F 01142A FC7E 01	A FCB OUTCH	SEND TO CONSOLE Function byte
01143A FC7F 20 F7 F0	C78 BRA REGPL	CHECK NEXT
01144A FC81 86 2D 01145A FC83 3F	A REGP2 LDA #'- SWI	READY '-' SEND OUT
U1146A FC84 01	A FCB OUTCH	WITH OUTCH
01147A FC85 30 E5 01148A FC87 6D E4	A LEAX B,S A TST ,S	X->REGISTER TO PRINT ? CHANGE OPTION

-----

01149A FC89 2612FC9DBNEREGCNGBRANCH YES01150A FC8B 6D3FATST-1,Y? ONE OR TWO BYTES	
01150A FC8B 6D 3F A TST -1,Y ? ONE OR TWO BYTES	
01151A FC8D 27     03     FC92     BEQ     REGP3     BRANCH ZERO MEANS ONE       01152A FC8F 3F     SWI     PERFORM WORD HEX	
01153A FC90 05 A FCB OUT4HS FUNCTION	
01154A FC91 8C A FCB SKIP2 SKIP BYTE PRINT	
01155A FC92 3F REGP3 SWI PERFORM BYTE HEX	
01156A FC93 04 A FCB OUT2HS FUNCTION	
01157A FC94 EC AO A REG4 LDD ,Y+ TO FRONT OF NEXT ENTRY	
01158A FC96 5D TSTB ? END OF ENTRIES 01159A FC97 26 DF FC78 BNE REGP1 LOOP IF MORE	
01159A FC97 26 DF FC78 BNE REGPL LOOP IF MORE 01160A FC99 3F SWI FORCE NEW LINE	
01161A FC9A 06 A FCB PCRLF FUNCTION	
01162A FC9B 35 B2 A REGRTN PULS PC,Y,X,A RESTORE STACK AND RETUR	1
01164A FC9D 8D 40 FCDF REGCNG BSR BLDNNB INPUT BINARY NUMBER	
01165A FC9F 27 10 FCB1 BEQ REGNXC IF CHANGE THEN JUMP	
01166A FCA1 81 OD A CMPA #CR ? NO MORE DESIRED	
01167A FCA3 27 1E FCC3 BEQ REGAGN BRANCH NOPE	
Oll68A FCA5 E6 3F A LDB -1,Y LOAD SIZE FLAG Oll69A FCA7 5A DECB MINUS ONE	
01170A FCA8 50 NEGB MAKE POSITIVE	
01171A FCA9 58 ASLB TIMES TWO (=2 OR =4)	
01172A FCAA 3F REGSKP SWI PERFORM SPACES	
01173A FCAB 07 A FCB SPACE FUNCTION	
01174A FCAC 5A DECB	
01175A FCAD 26 FB FCAA BNE REGSKP LOOP IF MORE 01176A FCAF 20 E3 FC94 BRA REG4 CONTINUE WITH NEXT REGI	STER
01177A FCB1 A7 E4 A REGNXC STA ,S SAVE DELIMITER IN OPTIO	
01178 * (ALWAYS > 0)	
01179A FCB3 DC 9B A LDD NUMBER OBTAIN BINARY RESULT	
01180A FCB5 6D 3F A TST -1,Y ? TWO BYTES WORTH	
01181A FCB7 26 02 FCBB BNE REGTWO BRANCH YES	
01182A FCB9 A6 82 A LDA ,-X SETUP FOR TWO 01183A FCBB ED 84 A REGTWO STD ,X STORE IN NEW VALUE	
01183A FCBD A6 E4 A LDA ,S RECOVER DELIMITER	
01185A FCBF 81 0D A CMPA #CR ? END OF CHANGES	
01186A FCC1 26 D1 FC94 BNE REG4 NO, KEEP ON TRUCK'N	
01187 * MOVE STACKED DATA TO NEW STACK IN CASE STACK	
01188 * POINTER HAS CHANGED	
01189A FCC3 30 8D E28A REGAGN LEAX TSTACK, PCR LOAD TEMP AREA	
01190A FCC7 C615ALDB#21LOAD COUNT01191A FCC93502AREGTF1PULSANEXTBYTE	
01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP	
01193A FCCD 5A DECB COUNT DOWN	
01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE	
01195A FCDO 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER	
01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN	
01197A FCD6 A682A REGTF2 LDA,-XNEXT TO STORE01198A FCD83402APSHSABACK ONTO NEW STACK	
01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN	
01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE	
01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND	
01203	
01204 * BLDNUM - BUILDS BINARY VALUE FROM INPUT HEX	
01205 * THE ACTIVE EXPRESSION HANDLER IS USED.	

PAGE 023 ASSIST09.SA:0	ASS15	T09 - MC6809	MONITOR
01206 01207 01208 01209 01210 01211 01212	* OUTPUT: A * " * Z * REGISTER	NUMBER"=WORD =1 IF INPUT S ARE TRANSP	HICH TERMINATED VALUE (IF DELM NOT ZERO) BINARY RESULT RECIEVED, Z=0 IF NO HEX RECIEVED
01214 01215	* EXECUTE S	INGLE OR EXT	ENDED ROM EXPRESSION HANDLER
01216	* THE FINC	DELTM" TO D	SED AS FOLLOWS:
01217 01218 01219A FCDF 4F	* DELIM=0 * DELIM=C BLDNNB CLRA	NO LEADING HR ACCEPT L	BLANKS, NO FORCED TERMINATOR BADING 'CHR'S, FORCED TERMINATOR NO DYNAMIC DELIMITER
01220A FCE0 8C	A FCB		SKIP NEXT INSTRUCTION
01221		H LEADING BL	
01222A FCE1 86 20 01223A FCE3 97 8E	A BLDNUM LDA	# "	ALLOW LEADING BLANKS STORE AS DELIMITER
01223A FCE5 6E 9D E303	A STA 3 JMP		EXPAN, PCR] TO EXP ANALYZER
		[ Berno .	
01226			INGLE ROM ANALYZER. WE ACCEPT:
01227 01228	1) 1160	INPUT	MORY EXAMINE ADDRESS
01229			I COUNTER ADDRESS
01230		FOR WINDOW	
01231		FOR INDIREC	
01232A FCE9 34 14	A EXP1 PSHS	Х,В	SAVE REGISTERS
	D49 EXPDLM BSR		CLEAR NUMBER, CHECK FIRST CHAR
	D07 BEQ	EXP2	IF HEX DIGIT CONTINUE BUILDING
01235 01236A FCEF 91 8E	A SKIP BLAN	KS IF DESIRE DELIM	CORRECT DELIMITER
	CEB BEO	EXPDLM	YES, IGNORE IT
01238	* TEST FOR		
01239A FCF3 9E 9E	A LDX	ADDR	DEFAULT FOR 'M'
01240A FCF5 81 4D	A CMPA		? MEMORY EXAMINE ADDR WANTED
NO NA THE REPORT OF ANY	DOF BEQ	EXPTDL	BRANCH IF SO
01242A FCF9 9E 93	A LDX	PCNTER	DEFAULT FOR 'P'
01243A FCFB 81 50 01244A FCFD 27 10 FI	A CMPA DOF BEO	# ' P EXPTDL	? LAST PROGRAM COUNTER WANTED BRANCH IF SO
01244A FCFD 27 10 FI	DOF BEQ A LDX	WINDOW	DEFAULT TO WINDOW
01246A FD01 81 57	A CMPA		? WINDOW WANTED
01247A FD03 27 0A FI	DOF BEQ	EXPTDL	
01248A FD05 35 94	A EXPRTN PULS	1000 Carb	RETURN AND RESTORE REGISTERS
01249		NOW CONTINUE	
	D4D EXP2 BSR D07 BEQ	BLDHEX EXP2	COMPUTE NEXT DIGIT CONTINUE IF MORE
	DI7 BRA	EXPCDL	SEARCH FOR +/-
01253	* STORE VAL		( IF NEED DELIMITER
01254A FDOD AE 84	A EXPTDI LDX	, X	INDIRECTION DESIRED
01255A FDOF 9F 9B	A EXPTDL STX	NUMBER	STORE RESULT
01256A FD11 0D 8E	A TST	DELIM	? TO FORCE A DELIMITER
	D05 BEQ D79 BSR	EXPRTN	RETURN IF NOT WITH VALUE OBTAIN NEXT CHARACTER
01258A FD15 8D 62 F	D79 BSR * TEST FOR	READ	ODIAIN NEAT CHARACTER
01260A FD17 9E 9B	A EXPCDL LDX	NUMBER	LOAD LAST VALUE
01261A FD19 81 2B	A CMPA		? ADD OPERATOR
	D2B BNE	EXPCHM	BRANCH NOT
01263A FD1D 8D 23 F	D42 BSR	EXPTRM	COMPUTE NEXT TERM

B-59

PAGE 024 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR 01264A FD1F 34 02 PSHS SAVE DELIMITER A A NUMBER 01265A FD21 DC 98 LDD LOAD NEW TERM A 01266A FD23 30 8B A EXPADD LEAX D,X ADD TO X 01267A FD25 9F 9**B** NUMBER STORE AS NEW RESULT STX Α 01268A FD27 35 02 RESTORE DELIMITER Α PULS A 01269A FD29 20 FD17 EXPCDL NOW TEST IT EC BRA ? SUBTRACT OPERATOR 01270A FD2B 81 20 A EXPCHM CMPA # " --FD36 EXPSUB 01271A FD2D 27 07 BEO BRANCH IF SO 01272A FD2F 81 # 0 ? INDIRECTION DESIRED 40 A CMPA 01273A FD31 27 DA FDOD BEQ EXPTDI BRANCH IF SO SET DELIMITER RETURN 01274A FD33 5F CLRB 01275A FD34 20 CF FD05 BRA EXPRTN AND RETURN TO CALLER 01276A FD36 8D FD42 EXPSUB BSR EXPTRM OBTAIN NEXT TERM 0A 01277A FD38 34 02 PSHS SAVE DELIMITER A A 01278A FD3A DC 01279A FD3C 40 9B A LDD NUMBER LOAD UP NEXT TERM NEGATE A NEGA 01280A FD3D 50 NEGATE B NEGB #0 CORRECT FOR A 01281A FD3E 82 00 SBCA A GO ADD TO EXPRESION 01282A FD40 20 FD23 EXPADD E1 BRA 01283 \* COMPUTE NEXT EXPRESSION TERM \* OUTPUT: X=OLD VALUE 01284 01285 'NUMBER'=NEXT TERM 01286A FD42 8D 9D FCE1 EXPTRM BSR BLDNUM OBTAIN NEXT VALUE 01287A FD44 27 32 FD78 BEO CNVRTS RETURN IF VALID NUMBER 01288A FD46 16 FC13 F95C BLDBAD LBRA CMDBAD ABORT COMMAND IF INVALID 01290 \* BUILD BINARY VALUE USING INPUT CHARACTERS. 01291 \* INPUT: A=ASCII HEX VALUE OR DELIMITER 01292 SP+0=RETURN ADDRESS 01293 01294 SP+2=16 BIT RESULT AREA \* OUTPUT: Z=1 A=BINARY VALUE 01295 Z=0 IF INVALID HEX CHARACTER (A UNCHANGED) 01296 \* VOLATILE: D 01297 \* 01298 01299A FD49 OF 9B A BLDHXI CLR NUMBER CLEAR NUMBER 01300A FD4B OF NUMBER+1 CLEAR NUMBER 90 CL.R A 01301A FD4D 8D 2A FD79 BLDHEX BSR READ GET INPUT CHARACTER 01302A FD4F 8D FD62 BLDHXC BSR CNVHEX CONVERT AND TEST CHARACTER 11 01303A FD51 26 FD78 CNVRTS RETURN IF NOT A NUMBER 25 BNE 01304A FD53 C6 10 LDB #16 PREPARE SHIFT A 01305A FD55 3D MUL BY FOUR PLACES ROTATE BINARY INTO VALUE 01306A FD56 86 04 A LDA #4 OBTAIN NEXT BIT 01307A FD58 58 BLDSHF ASLB 01308A FD59 09 9C Α ROL NUMBER+1 INTO LOW BYTE NUMBER 01309A FD5B 09 9R ROT. INTO HI BYTE A 01310A FD5D 4A DECA COUNT DOWN 01311A FD5E 26 F8 FD58 BLDSHF BRANCH IF MORE TO DO BNE 01312A FD60 20 14 FD76 CNVOK SET GOOD RETURN CODE BRA 01314 \* CONVERT ASCII CHARACTER TO BINARY BYTE 01315 \* INPUT: A=ASCII 01316 \* OUTPUT: Z=1 A=BINARY VALUE \* Z=0 IF INVALID 01317 01318 \* ALL REGISTERS TRANSPARENT 01319

PAGE 025 ASSIS	T09.SA:0	ASSIST09 - MC680	9 MONITOR
01320		UNALTERED IF INVA	
01321 01322A FD62 81 01323A FD64 25 01324A FD66 81 01325A FD68 2F 01326A FD6A 81 01327A FD6C 25 01328A FD6E 81 01329A FD70 22 01330A FD72 80 01331A FD74 84 01332A FD76 1A 01333A FD78 39	30         A         CNVHE           12         FD78         -           39         A         -           0A         FD74         -           41         A         -           0A         FD78         -           46         A         -           06         FD78         -           07         A         -           0F         A         CNVGO           04         A         CNVOK	X CMPA #'0 BLO CNVRTS CMPA #'9 BLE CNVGOT CMPA #'A BLO CNVRTS CMPA #'F BHI CNVRTS SUBA #7 T ANDA #\$0F	<pre>? LOWER THAN A ZERO BRANCH NOT VALUE ? POSSIBLE A-F BRANCH NO TO ACCEPT ? LESS THEN TEN RETURN IF, MINUS (INVALID) ? NOT TOO LARGE NO, RETURN TOO LARGE DOWN TO BINARY CLEAR HIGH HEX FORCE ZERO ON FOR VALID HEX RETURN TO CALLER</pre>
01335 01336A FD79 3F 01337A FD7A 01338A FD7B 81 01339A FD7D 27 01340A FD7F 39 01341	* GET READ 00 A 18 A C7 FD46 *G	INPUT CHAR, ABOR SWI FCB INCHNP CMPA #CAN BEQ BLDBAD RTS	? ABORT COMMAND
01343 01344A FD80 8D 01345A FD82 3B	***** 01 FD83 CGO	*********GO - SI BSR GOADDR RTI	CART PROGRAM EXECUTION BUILD ADDRESS IF NEEDED START EXECUTING
01347 01348 01349A FD83 35 01350A FD85 34 01351A FD87 26 01352 01353	* BRE 30 A GOADE 10 A 19 FDA2 * DEF	AKPOINTS. PR PULS Y,X PSHS X BNE GONDFT	TER, SO FALL THROUGH IF
01354A FD89 17 01355A FD8C AE 01356A FD8C AE 01356A FD8E 5A 01357A FD8F 2B 01358A FD91 A6 01359A FD93 AC 01360A FD95 26 01361A FD97 81 01362A FD99 26 01363A FD9B 97 01364A FD9D 0C 01365A FD9F 16 01366 01367A FDA2 17 01368A FDA5 ED	01B6 FF42 6C A ARMBI 16 FDA7 30 A A1 A F7 FD8E 3F A 02 FD9D FB A 8F A ARMNS 0106 FEA8	LBSR CBKLDR LDX 12,S P DECB BMI ARMBK2 LDA -NUMBKP* CMPX ,Y++ BNE ARMBLP CMPA #\$3F BNE ARMNSW STA SWIBFL W INC MISFLG LBRA CDOT CAIN NEW PROGRAM (	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE '2,Y PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS
01368A FDA3 ED 01369A FDA7 17 01370A FDAA 00 01371A FDAC 5A 01372A FDAD 2B 01373A FDAF A6 01374A FDB1 A7	0198 FF42 ARMBE FA A	X2 LBSR CBKLDR NEG BKPTCT OP DECB BMI CNVRTS LDA [,Y]	OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE *2,Y STORE INTO OPCODE TABLE

B-61

PAGE 026 ASSIS	5T09.SA:0	ASSIST09	- MC6809	MONITOR
01375A FDB3 86	3F A	LDA	#\$3F	READY "SWI" OPCODE
01376A FDB5 A7	Bl A	STA	(,Y++)	STORE AND MOVE UP TABLE
01377A FDB7 20	F3 FDAC		ARMLOP	AND CONTINUE
01379	**	*******	*****CALL	- CALL ADDRESS AS SUBROUTINE
01380A FDB9 8D	C8 FD83 CC		GOADDR	FETCH ADDRESS IF NEEDED
01381A FDBB 35	7F A		U,Y,X,DP,	D,CC RESTORE USERS REGISTERS
01382A FDBD AD	Fl A	JSR	[,S++]	CALL USER SUBROUTINE
01383A FDBF 3F 01384A FDC0		GOBRK SWI	DDKDM	PERFORM BREAKPOINT
01385A FDC1 20	OA A FC FDBF		BRKPT CGOBRK	FUNCTION LOOP UNTIL USER CHANGES PC
		Ditti	COODIAN	boor ontil ober charoes re
01387	**	*****	**MEMORY	- DISPLAY/CHANGE MEMORY
01388	*	CMEMN AND CM	PADP ARE	DIRECT ENTRY POINTS FROM
01389				OR QUICK COMMANDS
01390A FDC3 17 01391A FDC6 DD	009A FE60 CM 9E A CM		CDNUM ADDR	OBTAIN ADDRESS STORE DEFAULT
01392A FDC8 9E	9E A CM		ADDR	LOAD POINTER
01393A FDCA 17	FCOC F9D9		ZOUT2H	SEND OUT HEX VALUE OF BYTE
01394A FDCD 86	2D A	LDA	# ' <b>-</b>	LOAD DELIMITER
01395A FDCF 3F		SWI		SEND OUT
01396A FDD0	01 A	22 (CE) (CE) (CE)	OUTCH	FUNCTION
01397A FDD1 17 01398A FDD4 27	FFOB FCDF CM OA FDEO		BLDNNB	OBTAIN NEW BYTE VALUE BRANCH IF NUMBER
01399		COMA - SKIP	CMENUM	BRANCH IF NOMBER
01400A FDD6 81	2C A		#',	? COMMA
01401A FDD8 26	OE FDE8		CMNOTC	BRANCH NOT
01402A FDDA 9F	9E A		ADDR	UPDATE POINTER
01403A FDDC 30 01404A FDDE 20	01 A F1 FDD1		1,X CMEM4	TO NEXT BYTE AND INPUT IT
01405A FDE0 D6				LOAD LOW BYTE VALUE
01406A FDE2 8D	47 FE2B		MUPDAT	GO OVERLAY MEMORY BYTE
01407A FDE4 81	2C A		#',	? CONTINUE WITH NO DISPLAY
01408A FDE6 27	E9 FDD1		CMEM4	BRANCH YES
01409		QUOTED STRIN		
01410A FDE8 81 01411A FDEA 26	27 A CM 0C FDF8		# ! ! CMNOTO	? QUOTED STRING BRANCH NO
01412A FDEA 20			CMNOTQ READ	OBTAIN NEXT CHARACTER
01413A FDEE 81	27 A	CMPA	#11	? END OF QUOTED STRING
01414A FDF0 27	OC FDFE		CMSPCE	YES, QUIT STRING MODE
01415A FDF2 1F	89 A		A,B	TO B FOR SUBROUTINE
01416A FDF4 8D 01417A FDF6 20	35 FE2B		MUPDAT	GO UPDATE BYTE
01417A FDF6 20 01418	F4 FDEC	BRA BLANK - NEXT	CMESTR	GET NEXT CHARACTER
01419A FDF8 81			#\$20	? BLANK FOR NEXT BYTE
01420A FDFA 26	06 FE02		CMNOTB	BRANCH NOT
01421A FDFC 9F	9E A	STX	ADDR	UPDATE POINTER
01422A FDFE 3F		ASPCE SWI		GIVE SPACE
01423A FDFF	07 A		SPACE	FUNCTION
01424A FEOO 20 01425	C6 FDC8		CMEM2 NEXT BYTE	NOW PROMPT FOR NEXT
01426A FE02 81			#LF	? LINE FEED FOR NEXT BYTE
01427A FE04 26	08 FEOE	BNE	CMNOTL	BRANCH NO
01428A FE06 86	OD A	LDA	#CR	GIVE CARRIAGE RETURN

PAGE 027 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR

01429A FE08 3F 01430A FE09 01431A FE0A 9F 01432A FE0C 20 01433 01434A FE0E 81 01435A FE10 26 01436A FE12 30 01437A FE14 9F 01438A FE16 3F 01439A FE17 01440A FE18 8D 01441A FE1A 20 01442 01443A FE1C 81 01444A FE1E 27 01445A FE20 39	0A FE1C 1E A 9E A 06 A 07 FE21 AC FDC8	STX ADI BRA CMI * UP ARROW - PREY CMNOTL CMPA #'G BNE CMM LEAX -2 STX ADI CMPADS SWI FCB PCI CMPADP BSR PRO BRA CMI * SLASH - NEXT BY CMNOTU CMPA #'	PADPBRANCH TO SHOWVIOUSBYTE AND ADDRESS©? UP ARROW FOR PREVIOUS BYTENOTUBRANCH NOT,XDOWN TO PREVIOUS BYTEDRSTORE NEW POINTERFORCE NEW LINERLFFUNCTIONTADRGO PRINT ITS VALUEEM2THEN PROMPT FOR INPUTYTE WITH ADDRESS	
01447 01448A FE21 9E 01449A FE23 34 01450A FE25 30 01451A FE27 3F 01452A FE28 01453A FE29 35	9E A 10 A E4 A 05 A 90 A	LEAX ,S SWI FCB OU	DR LOAD POINTER VALUE SAVE X ON STACK	
01455 01456A FE2B 9E 01457A FE2D E7 01458A FE2F E1 01459A FE31 26 01460A FE33 9F 01461A FE35 39 01462A FE36 34 01463A FE38 86 01465A FE3B 01466A FE3C 35	80 A 1F A 03 FE36 9E A	STB ,X CMPB -1 BNE MU STX AD RTS MUPBAD PSHS A LDA #' SWI FCB OU	,X ? SUCCESFULL STORE PBAD BRANCH FOR '?' IF NOT DR STORE NEW POINTER VALUE BACK TO CALLER SAVE A REGISTER	
01468 01469A FE3E 8D 01470A FE40 DD 01471A FE42 39	20 FE60 A0 A	CWINDO BSR CD	****WINDOW - SET WINDOW VALUE NUM OBTAIN WINDOW VALUE NDOW STORE IT IN END COMMAND	
01473 01474A FE43 8D 01475A FE45 C4 01476A FE47 1F 01477A FE49 30 01478A FE4B 25 01479A FE4D 8D 01480A FE4F 30 01481A FE51 34 01482A FE53 10A3	F0         A           02         A           2F         A           04         FE51           11         FE60           AB         A           30         A	CDISP BSR CD ANDB #\$ TFR D, LEAX 15 BCS CD BSR CD LEAX D, CDISPS PSHS Y,	X SETUP PARAMETERS FOR HSDATA	

PAGE 028 ASSIST09.SA:0	ASSISTO	9 - MC6809	9 MONITOR
01483A FE56 23 02 FE5A	BLS	CDCNT	BRANCH YES
01484A FE58 ED E4 A		,S	STORE HIGH ADDRESS
01485A FE5A AD 9D E184		[VECTAB+	.HSDTA, PCR] CALL PRINT ROUTINE
01486A FE5E 35 E0 A		PC,U,Y	CLEAN STACK AND END COMMAND
01488	* OBTAIN NUMB		
01489			R, BLANK, OR '/' ARE ACCEPTED
01490			IF CARRIAGE RETURN DELMITER,
01491	*		ELSE C=0
01492A FE60 17 FE7E FCE1		BLDNUM	
01493A FE63 26 09 FE6E	BNE	CDBADN	BRANCH IF INVALID
01494A FE65 81 2F A 01495A FE67 22 05 FE6E		#"/	? VALID DELIMITER BRANCH IF NOT FOR ERROR
01495A FE67 22 05 FE6E 01496A FE69 81 0E A		CDBADN #CR+1	LEAVE COMPARE FOR CARRIAGE RET
01497A FE6B DC 9B A		NUMBER	LOAD NUMBER
01498A FE6D 39	RTS	NONDER	RETURN WITH COMPARE
	CDBADN LBRA	CMDBAD	RETURN TO ERROR MECHANISM
01501	*****	****PUNCH	- PUNCH MEMORY IN S1-S9 FORMAT
01502A FE71 8D ED FE60	CPUNCH BSR	CDNUM	OBTAIN START ADDRESS
01503A FE73 1F C2 A			SAVE IN Y
01504A FE75 8D E9 FE60			OBTAIN END ADDRESS
01505A FE77 6F E2 A 01506A FE79 34 26 A		,-S Y,D	SETUP PUNCH FUNCTION CODE
01506A FE79 34 26 A 01507A FE7B AD 9D E165	PSHS CCALBS JSR		STORE VALUES ON STACK .BSON,PCR] INITIALIZE HANDLER
01508A FE7F AD 9D E163	JSR		.BSDTA, PCR] PERFORM FUNCTION
01509A FE83 34 01 A		CC	SAVE RETURN CODE
01510A FE85 AD 9D E15F	JSR	[VECTAB+	BSOFF, PCR] TURN OFF HANDLER
01511A FE89 35 01 A	PULS	CC	OBTAIN CONDITION CODE SAVED
01512A FE8B 26 E1 FE6E		CDBADN	BRANCH IF ERROR
01513A FE8D 35 B2 A	PULS	PC,Y,X,A	RETURN FROM COMMAND
01515	*****	****LOAD .	- LOAD MEMORY FROM S1-S9 FORMAT
	CLOAD BSR		CALL SETUP AND PASS CODE
01517A FE91 01 A		1	LOAD FUNCTION CODE FOR PACKET
	CINODE LENU	[ [ ] ]	LOND CODE IN UICH BYME OF H
	CLVOFS LEAU	.,	LOAD CODE IN HIGH BYTE OF U
01520A FE94 33 D4 A 01521A FE96 27 03 FE9B	LEAU BEQ	[,U] CLVDFT	NOT CHANGING CC AND RESTORE S BRANCH IF CARRIAGE RETURN NEXT
01522A FE98 8D C6 FE60	BSR	CDNUM	OBTAIN OFFSET
01523A FE9A 8C A		SKIP2	SKIP DEFAULT OFFSET
01524A FE9B 4F	CLVDF'T CLRA		CREATE ZERO OFFSET
01525A FE9C 5F	CLRB		AS DEFAULT
01526A FE9D 34 4E A	PSHS	U,DP,D	SETUP CODE, NULL WORD, OFFSET
01527A FE9F 20 DA FE7B	BRA	CCALBS	ENTER CALL TO BS ROUTINES
01529	******	********	FY - COMPARE MEMORY WITH FILES
	CVER BSR	CLVOFS	COMPUTE OFFSE'T IF ANY
01531A FEA3 FF A		-1	VERIFY FNCTN CODE FOR PACKET

PAGE 029 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR 01533 01534 01535A FEA4 8D BA TRACEC 01536A FEA6 DD 91 A STD STORE COUNT RID COMMAND RETURN FROM STACK 01537A FEA8 32 62 A CDOT LEAS 2,5 LOAD OPCODE TO EXECUTE STORE FOR TRACE INTERRUPT 01538A FEAA EE F8 0A A CTRCE3 LDU [10,S] 01539A FEAD DF 99 STU LASTOP A 01540A FEAF DE F6 LDU VECTAB+.PTM LOAD PTM ADDRESS A 0701 01541A FEB1 CC 01542A FEB4 ED #7!<8+1 CYCLES DOWN+CYCLES UP A LDD 42 A STD PTMTM1-PTM, U START NMI TIMEOUT RETURN FOR ONE INSTRUCTION 01543A FEB6 3B RTI 01545 FE60 CNULLS BSR CDNUM OBTAIN NEW LINE PAD 01546A FEB7 8D A7 01547A FEB9 DD F2 A STD VECTAB+.PAD RESET VALUES RTS 01548A FEBB 39 END COMMAND 01550 FEC3 CSTLEV BEQ STLDFT TAKE DEFAULT FE60 BSR CDNUM OBTAIN NEW ST 01551A FEBC 27 05 01552A FEBE 8D CDNUM A0 FE60 BSR OBTAIN NEW STACK LEVEL 01553A FEC0 DD A SLEVEL F8 STD STORE NEW ENTRY 01554A FEC2 39 RTS TO COMMAND HANDLER A STLDFT LEAX 01555A FEC3 30 01556A FEC5 9F 6E 14,S COMPUTE NMI COMPARE F8 A SLEVEL STX AND STORE IT 01557A FEC7 39 END COMMAND RTS 01559 \*\*\*\*\*\*\*\*\*\*\*\* BRANCH OFFSETS 01560 FE60 COFFS BSR CDNUM 01561A FEC8 8D OBTAIN INSTRUCTION ADDRESS 96 01562A FECA 1F 01563A FECC 8D 01 TFR USE AS FROM ADDRESS A D,X OBTAIN TO ADDRESS 92 FE60 BSR CDNUM \* D=TO INSTRUCTION, X=FROM INSTRUCTION OFFSET BYTE(S) 01564 01565A FECE 30 01 ADJUST FOR \*+2 SHORT BRANCH LEAX 1,X A 01566A FED0 34 STORE WORK WORD AND VALUE ON S 30 PSHS Y,X A ,S ,S 01567A FED2 A3 E4 Α SUBD FIND OFFSET 01568A FED4 ED STD SAVE OVER STACK E4 A 01569A FED6 30 1,S LEAX POINT FOR ONE BYTE DISPLAY 61 A 01570A FED8 1D SEX SIGN EXTEND LOW BYTE ,S 01571A FED9 A1 ? VALID ONE BYTE OFFSET E4 CMPA A 01572A FEDB 26 02 FEDF BNE COFNO1 BRANCH IF NOT 01573A FEDD 3F SWI SHOW ONE BYTE OFFSET 01574A FEDE 04 OUT2HS A FCB FUNCTION ,S 01575A FEDF EE A COFNO1 LDU E4 RELOAD OFFSET 5F 01576A FEE1 33 A LEAU -1,U CONVERT TO LONG BRANCH OFFSET 01577A FEE3 EF 01578A FEE5 3F STORE BACK WHERE X POINTS NOW 84 Α STU , X SHOW TWO BYTE OFFSET SWI OUT4HS 01579A FEE6 05 A FCB FUNCTION 01580A FEE7 3F SWI FORCE NEW LINE 01581A FEE8 06 FCB PCRLF A FUNCTION A \*H PC,X,D RESTORE STACK AND END COMMAND 01582A FEE9 35 96 PULS

---

01583

#### PAGE 030 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR 01585 \*\*\*\*\*\*\*\*\*\* BREAKPOINTS 01586 BRANCH DISPLAY OF JUST 'B' FF10 CBKPT BEQ 01587A FEEB 27 23 CBKDSP ATTEMPT VALUE ENTRY 01588A FEED 17 FDF1 FCE1 LBSR BLDNUM BRANCH TO ADD IF SO 01589A FEF0 27 BEO CBKADD 2C FF1E ? CORRECT DELIMITER #1-01590A FEF2 81 2D CMPA A 01591A FEF4 26 3F FF35 BNE CBKERR NO, BRANCH FOR ERROR BLDNUM ATTEMPT DELETE VALUE 01592A FEF6 17 FDE8 FCE1 LBSR GOT ONE, GO DELETE IT WAS 'B -', SO ZERO COUNT 01593A FEF9 27 03 BEQ CBKDLE FEFE 01594A FEFB OF BKPTCT FA CLR A 01595A FEFD 39 END COMMAND CBKRTS RTS \* DELETE THE ENTRY 01596 SETUP REGISTERS AND VALUE 01597A FEFE 8D 40 FF40 CBKDLE BSR CBKSET 01598A FF00 5A CBKDLP DECB ? ANY ENTRIES IN TABLE BRANCH NO, ERROR ? IS THIS THE ENTRY 01599A FF01 2B 32 **FF35** BMI CBKERR ,Y++ 01600A FF03 AC CMPX Al A CBKDLP NO, TRY NEXT 01601A FF05 26 F9 FF00 BNE \* FOUND, NOW MOVE OTHERS UP IN ITS PLACE 01602 ,Y++ 01603A FF07 AE A CBKDLM LDX LOAD NEXT ONE UP A1 01604A FF09 AF -4,Y MOVE DOWN BY ONE 30 STX A 01605A FF0B 5A DECB ? DONE NO, CONTINUE MOVE 01606A FFOC 2A F9 **FF07** BPL. CBKDLM DECREMENT BREAKPOINT COUNT 01607A FFOE OA FA A DEC BKPTCT SETUP REGISTERS AND LOAD VALUE 01608A FF10 8D FF40 CBKDSP BSR CBKSET 2E RETURN IF NONE TO DISPLY CBKRTS 01609A FF12 27 E9 FEFD BEO POINT TO NEXT ENTRY A CBKDSL LEAX 01610A FF14 30 Al ,Y++ DISPLAY IN HEX 01611A FF16 3F SWI OUT4HS FUNCTION 05 01612A FF17 A FCB DECB COUNT DOWN 01613A FF18 5A LOOP IF MORE TO DO **FF14** CBKDSL 01614A FF19 26 F9 BNE SKIP TO NEW LINE 01615A FF1B 3F SWI PCRLF FUNCTION 01616A FF1C 06 A FCB RETURN TO END COMMAND RTS 01617A FF1D 39 \* ADD NEW ENTRY 01618 SETUP REGISTERS FF40 CBKADD BSR CBKSET 01619A FF1E 8D 20 #NUMBKP ? ALREADY FULL 01620A FF20 C1 08 CMPB A **FF35** CBKERR BRANCH ERROR IF SO BEO 01621A FF22 27 11 LOAD BYTE TO TRAP LDA ,Χ 01622A FF24 A6 84 A **,** X TRY TO CHANGE 01623A FF26 E7 84 A STB , X ? CHANGABLE RAM 84 CMPB 01624A FF28 E1 A BRANCH ERROR IF NOT CBKERR 01625A FF2A 26 09 FF35 BNE **,** X 01626A FF2C A7 RESTORE BYTE 84 А STA COUNT DOWN CBKADL DECB 01627A FF2E 5A BRANCH IF DONE TO ADD IT 07 FF38 CBKADT 01628A FF2F 2B BMI ,Y++ ? ENTRY ALREADY HERE 01629A FF31 AC Al CMPX FF2E CBKADL LOOP IF NOT 01630A FF33 26 F9 BNE CMDBAD RETURN TO ERROR PRODUCE FA24 F95C CBKERR LBRA 01631A FF35 16 , Y A CBKADT STX ADD THIS ENTRY 01632A FF38 AF A4 -NUMBKP\*2+1,Y CLEAR OPTIONAL BYTE 31 CLR 01633A FF3A 6F A ADD ONE TO COUNT BKPTCT 01634A FF3C 0C FA INC A AND NOW DISPLAY ALL OF 'EM 01635A FF3E 20 D0 01636 9B A CBKSET LDX 8D E06C CBKLDR LEAY 01637A FF40 9E NUMBER LOAD VALUE DESIRED BKPTBL, PCR LOAD START OF TABLE 01638A FF42 31 01639A FF46 D6 A BKPTCT LOAD ENTRY COUNT FA LDB RETURN RTS 01640A FF48 39

PAGE 031 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR

01642		********	******ENCOD	E - ENCODE A POSTBYTE
01643A FF49 6F	E2 A	CENCDE CLR	,-5	DEFAULT TO NOT INDIRECT
01644A FF4B 5F		CLRB		ZERO POSTBYTE VALUE
01645A FF4C 30	8C 3F	LEAX	<conv1, p<="" td=""><td>CR START TABLE SEARCH</td></conv1,>	CR START TABLE SEARCH
01646A FF4F 3F		SWI	The star in second - c	OBTAIN FIRST CHARACTER
01647A FF50	00 A	FCB	INCHNP	FUNCTION
01648A FF51 81	5B A		# * [	? INDIRECT HERE
01649A FF53 26	06 FF5B	BNE	CEN2	BRANCH IF' NOT
01650A FF55 86	10 A	LDA	#\$10	SET INDIRECT BIT ON
01651A FF57 A7	E4 A	STA	,S	SAVE FOR LATER
01652A FF59 3F		CENGET SWI		OBTAIN NEXT CHARACTER
01653A FF5A	00 A	FCB	INCHNP	FUNCTION
01654A FF5B 81		CEN2 CMPA	the second second	? END OF ENTRY
01655A FF5D 27	OC FF6B		CEND1	BRANCH YES
01656A FF5F 6D		CENLP1 TST	,X	? END OF TABLE
01657A FF61 2B	D2 FF35		CBKERR	BRANCH ERROR IF SO
01658A FF63 Al	81 A			? THIS THE CHARACTER
01659A FF65 26	F8 FF5F		CENLP1	BRANCH IF NOT
01660A FF67 EB	lf A		and an	ADD THIS VALUE
01661A FF69 20	EE FF59		CENGET	GET NEXT INPUT
01662A FF6B 30	8C 49	CEND1 LEAX		CR POINT AT TABLE 2
01663A FF6E 1F	98 A		B,A #\$60	SAVE COPY IN A Isolate register mask
01664A FF70 84	60 A			ADD IN INDIRECTION BIT
01665A FF72 AA 01666A FF74 A7	E4 A E4 A		,s ,s	SAVE BACK AS POSTBYTE SKELETON
01667A FF76 C4	9F A			CLEAR REGISTER BITS
01668A FF78 6D		CENLP2 TST	,X	? END OF TABLE
01669A FF7A 27	B9 FF35		CBKERR	BRANCH ERROR IF SO
01670A FF7C E1	81 A			? SAME VALUE
01671A FF7E 26	F8 FF78		CENLP2	LOOP IF NOT
01672A FF80 E6	lF A		-1,X	LOAD RESULT VALUE
01673A FF82 EA	E4 A		,S	ADD TO BASE SKELETON
01674A FF84 E7	E4 A		,S	SAVE POSTBYTE ON STACK
01675A FF86 30	E4 A			POINT TO IT
01676A FF88 3F		SWI		SEND OUT AS HEX
01677A FF89	04 A	FCB	OUT2HS	FUNCTION
01678A FF8A 3F		SWI		TO NEXT LINE
01679A FF8B	06 A	FCB	PCRLF	FUNCTION
01680A FF8C 35	84 A	PULS	PC,B	END OF COMMAND
01682				LID INPUT IN SEQUENCE
01683A FF8E		CONV1 FCB		B,\$05,'D,\$06,'H,\$01
01684A FF96	48 A		H,\$01,	H,\$01,'H,\$00,',,\$00
01685A FF9E	2D A		'-,\$09,'	-,\$01,'S,\$70,'Y,\$30
01686A FFA6	55 A		0,\$50,	X,\$10,'+,\$07,'+,\$01
01687A FFAE	50 A			C,\$00,'R,\$00,'],\$00
01688A FFB6 01689	FF A		SFF	END OF TABLE VERSION TO SET POSTBYTE
01690		*	ABOVE CONV	BIT SKELETON.
01691A FFB7	1084 A	CONV2 FDB	\$1084,\$1	
01691A FFBB		FDB		389 HH, R HHHH, R
01692A FFBB		A FDB	\$1486,\$1	
01694A FFC3		A FDB	\$1688,\$1	
01695A FFC7		A FDB		.982 ,R++ ,-R
01696A FFCB		A FDB		28C R HH, PCR
01697A FFCF		A FDB	and the second sec	39F HHHH, PCR [HHHH]
01698A FFD3		A FCB	0	END OF TABLE
		ee 20 GC16		

PAGE 032 ASSIST09.SA:0	ASSISTO9 - MC6809 MONITOR
01700 01701	* DEFAULT INTERRUPT TRANSFERS *
01702         01703A       FFD4       6E       9D       DFEE         01704A       FFD8       6E       9D       DFEC         01705A       FFDC       6E       9D       DFEA         01706A       FFE0       6E       9D       DFE8         01707A       FFE4       6E       9D       DFE6         01708A       FFE8       6E       9D       DFE4         01709A       FFEC       6E       9D       DFE2	RSRVD JMP [VECTAB+.RSVD,PCR] RESERVED VECTOR SWI3 JMP [VECTAB+.SWI3,PCR] SWI3 VECTOR SWI2 JMP [VECTAB+.SWI2,PCR] SWI2 VECTOR FIRQ JMP [VECTAB+.FIRQ,PCR] FIRQ VECTOR IRQ JMP [VECTAB+.FIRQ,PCR] IRQ VECTOR SWI JMP [VECTAB+.SWI,PCR] SWI VECTOR NMI JMP [VECTAB+.NMI,PCR] NMI VECTOR
01711 01712 01713 01714 01715 01716A FFF0 01717A FFF0 FFD4 A 01718A FFF2 FFD8 A 01719A FFF4 FFDC A 01720A FFF6 FFE0 A 01721A FFF8 FFE4 A 01722A FFFA FFE8 A 01723A FFFC FFEC A	FDBSWI3SOFTWARE INTERRUPT 3FDBSWI2SOFTWARE INTERRUPT 2FDBFIRQFAST INTERRUPT REQUESTFDBIRQINTERRUPT REQUESTFDBSWISOFTWARE INTERRUPTFDBNMINON-MASKABLE INTERRUPT
01724A FFFE F837 A 01726 F837 A TOTAL ERRORS 0000000000 TOTAL WARNINGS 0000000000	END RESET
0000 .AVTBL 00072*00594 0024 .BSDTA 00090*01508 0026 .BSOFF 00091*01510 0022 .BSON 00089*01507 0016 .CIDTA 00083*00725 0018 .CIOFF 00084* 0014 .CION 00082*00348 0002 .CMDL1 00073*00429 002C .CMDL2 00094*00432 001C .CODTA 00086*00568 001E .COOFF 00087* 001A .COON 00085*00349 0032 .ECHO 00097*00625 002A .EXPAN 00093*01224 000A .FIRQ 00077*01706 0020 .HSDTA 00088*01485 000C .IRQ 00078*01707 0010 .NMI 00080*01709	UU860 00977 00981 00985 01025 015 <b>47</b>

B-68

----

PAGE 033 ASSIS	ST09.SA:0	ASSIST	09 - MO	C6809	MONITO	R			
0012 000000	00001 *								
0012 .RESET ( 0004 .RSVD (	00074*01703								
	00079*01708								
0008 .SW12 0									
0006 .SWI3 (	00075*01704								
	00024*00256		anagoong ay ana ang ang ang ang				N.		100-000 at 100-000
	00133*01239 01391		01402 (	01421	01431	01437	01448	01456	01460
FDA/ ARMBKZ ( FD8E ARMBLP (	00773 01357 01369								
FDAC ARMLOP									
FD9D ARMNSW (									
	00135*00186 00784								
0007 BELL	00036*00782								
DFB2 BKPTBL	00127*01638								
	00121*00386 01370	01594	01607 0	01634	01639				
DFA2 BKPTOP ( F815 BLD2 (	00129*								
	00198*00201								
FD46 BLDBAD									
FD4D BLDHEX (									
FD4F BLDHXC									
FD49 BLDHXI (									
	01164 01219*01397	01500	01500						
FCEI BLDNUM ( F835 BLDRTN (	01222*01286 01492	01288	01592						
FD58 BLDSHF									
F800 BLDVTR									
000A BRKPT									
FB6A BSDCMP									
FB70 BSDEOL									
FB40 BSDLD1 FB42 BSDLD2	00919*00922 00949								
FB60 BSDNXT									
FB92 BSDPUN									
	00926 00946*00950								
FB38 BSDTA	00250 00911*								
	00251 00891*								
FB33 BSOFLP									
	00249 00880* 00882 00884*								
FBEF BSPEOF									
	00987*01020								
FBC6 BSPMRE	01009*01011								
FBAF BSPOK									
FBEC BSPSTR		01000	010000						
FBE7 BSPUNZ	01003 01005 01006	01009	01029*						
	00930 00933 00935	00939	00953*						
	00953 00956 00965		00755						
FB88 BYTRTS									
	00040*00711 00718	01338							
FF1E CBKADD FF2E CBKADL									
FF2E CBKADL FF38 CBKADT									
FEFE CBKDLE									
FF07 CBKDLM									
FF00 CBKDLP									
FF14 CBKDSL	01610*01614								

PAGE	E 03	4 ASSI	ST09.SA:0	ASSIST	09 - N	1C6809	MONITO	R			
			01587 01608*01635								
			01591 01599 01621 00303 00383 01354				01669				
		CBKLDR	00503 01587*	01309	01030						
E	FEFD	CBKRTS	01595*01609								
			01597 01608 01619	01637	۰.						
			01507*01527 00506 01380*								
		CCALL	01493 01495 01499	*01512							
			01483 01485*	01011							
0.75			00509 01474*								
			01478 01481* 01367 01390 01469	01474	01479	014924	01502	01504	01522	01535 (	11546
	LUU	CONOM	01552 01561 01563		014/)	01472	01302	01304	01522	01333 (	1340
E	EA8	CDOT	00408 01365 01537	*							
		CEN2	01649 01654*								
-		CENCLE	00512 01643* 01655 01662*								
			01652*01661								
			01656*01659								
			01668*01671								
	FD80		00515 01344* 01383*01385								
			00701 00709*00764								
			00710 00714*								
			00713*00719								
		CHKWT	00712 00715*00717 00243 00825*								
		CIOFF	00244 00844*								
F	FAE6	CION	00242 00835*								
		CIRTN	00828 00830*								
		CLOAD	00518 01516* 01521 01524*								
			01516 01519*01530								
	F8F7		00354 00380*00439								
		CMD2 CMD3	00415*00425 00422 00424*								
			00435*00464 01288	01499	01631						
			00450*00455								
			00387*00391								
			00444*00453 00416 00427*								
			00420 00463*								
			00383*00800								
			00384 00388 00392 00430*00434 00445								
			00443 00446*								
			00431 00441*								
			00254 00496* 00233 00500*								
			00410 00413 00459	*00467							
		CMEM	00521 01390*	00107							
		CMEM2	01392*01424 01441								
			01397*01404 01408 00465 01391*								
			01398 01405*								
i	FDEC	CMESTR	01412*01417								
1	FE02	CMNOTB	01420 01426*								

B-70

PAGE 035 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR FDE8 CMNOTC 01401 01410\* FEOE CMNOTL 01427 01434\* FDF8 CMNOTQ 01411 01419\* FE1C CMNOTU 01435 01443\* FE18 CMPADP 00411 00465 01432 01440\* FE16 CMPADS 01438\*01444 FDFE CMSPCE 01414 01422\* FEB7 CNULLS 00524 01546\* FD74 CNVGOT 01325 01331\* FD62 CNVHEX 00967 01302 01322\* FD76 CNVOK 01312 01332\* FD78 CNVRTS 01287 01303 01323 01327 01329 01333\*01372 FAF1 CODTA 00246 00852\* FBOF CODTAD 00869\*00872 FB12 CODTAO 00854 00864 00870\* FB07 CODTLP 00864\*00866 FB03 CODTPD 00859 00861\* FB0D CODTRT 00856 00867\* 00527 01561\* FEC8 COFFS FEDF COFNO1 01572 01575\* FF8E CONV1 01645 01683\* FFB7 CONV2 01662 01691\* 00247 00845\* FAFO COOFF FAE6 COON 00245 00836\* FE71 CPUNCH 00530 01502\* 000D CR 00038\*00427 00621 00667 00858 01034 01166 01185 01428 01496 01654 FC4A CREG 00533 01102\* FEBC CSTLEV 00536 01551\* FEA4 CTRACE 00539 01535\* FEAA CTRCE3 00766 01538\* FEA1 CVER 00542 01530\* FE3E CWINDO 00545 01469\* DF8E DELIM 00153\*00751 00757 01223 01236 01256 0000 DFTCHP 00026\*00257 0005 DFTNLP 00027\*00257 0010 DLE 0004 EOT 00039\*00855 00035\*00343 00652 00684 00738 00782 01032 01034 FABD ERRMSG 00436 00782\*00789 FACE ERROR 00314 00789\* FCE9 EXPl 00253 01232\* FD07 EXP2 01234 01250\*01251 FD23 EXPADD 01266\*01282 FD17 EXPCDL 01252 01260\*01269 FD2B EXPCHM 01262 01270\* FCEB EXPDLM 01233\*01237 FD05 EXPRTN 01248\*01257 01275 FD36 EXPSUB 01271 01276\* FD0D EXPTDI 01254\*01273 FDOF EXPTDL 01241 01244 01247 01255\* FD42 EXPTRM 01263 01276 01286\* 01706\*01720 FFE0 FIRQ FABC FIRQR 00237 00816\* FD83 GOADDR 01344 01349\*01380 FDA2 GONDFT 01351 01367\* 00100\*00592 0034 HIVTR FC00 HSBLNK 01046\*01049 FC47 HSDRTN 01062 01086 01092\* 00248 01043\*01091 FBFC HSDTA

FC2B HSHCHR 01076\*01084 FC35 HSHCOK 01079 01081\* FC33 HSHDOT 01077 01080\* FC14 HSHLNE 01060\*01090 FC20 HSHNXT 01068\*01071 FC06 HSHTTL 01051\*01059 0000 INCHNP 00056\*00920 00924 00966 01337 01647 01653 F844 INITVT 00188 00233\* F87D INTVE 00197 00264\* 00197 00256\* F870 INTVS 01707\*01721 FFE4 IRQ FAD8 IROR 00238 00808\* DF99 LASTOP 00139\*00752 01539 00297 00740 00784\*00809 FAC1 LDDP 000A LF 00037\*00623 00638 00669 01034 01426 DF8F MISFLG 00151\*00402 00619 00741 00772 00886 00897 01364 0008 MONITE 00064\*00222 FA79 MSHOWP 00738\*00748 FE36 MUPBAD 01459 01462\* FE2B MUPDAT 01406 01416 01456\* 01709\*01723 FFEC NMI FAB7 NMICON 00742 00772\* FA7D NMIR 00240 00740\* FABO NMITRC 00744 00747 00766\* DF9B NUMBER 00137\*00401 00466 01179 01255 01260 01265 01267 01278 01299 01300 01308 01309 01405 01497 01637 0008 NUMBKP 00029\*00126 00128 00389 01358 01374 01620 01633 000B NUMFUN 00068\*00313 001B NUMVTR 00099\*00124 00190 0004 OUT2HS 00060\*01069 01156 01574 01677 0005 OUT4HS 00061\*00754 01065 01153 01452 01579 01612 00057\*00396 00885 00893 00896 00983 01082 01142 01146 01396 01430 0001 OUTCH 01465 00067\* 000B PAUSE DFFC PAUSER 00117\*00252 DF93 PCNTER 00145\*00393 01242 00062\*00381 01044 01061 01093 01161 01439 01581 01616 01679 0006 PCRLF 0003 PDATA 00059\*00352 00791 00999 01023 0002 PDATA1 00058\*00438 00750 003E PROMPT 00028\*00394 FE21 PRTADR 01440 01448\* DF95 PSTACK 00143\*00398 00435 00025\*00042 00043 00044 00045 00046 00047 00259 00355 00356 00358 E000 PTM 00359 00361 01542 E000 PTMC13 00043\*00359 00044\*00358 00361 E001 PTMC2 E001 PTMSTA 00042\* E002 PTMTM1 00045\*00355 00356 01542 E004 PTMTM2 00046\* E006 PTMTM3 00047\* E700 RAMOFS 00021\*00111 00407 00424 01258 01301 01336\*01412 FD79 READ 01157\*01176 01186 FC94 REG4 FCC3 REGAGN 01167 01189\* FC70 REGCH3 01104 01135\* FC9D REGCNG 01149 01164\*

ASSIST09 - MC6809 MONITUR

-----

PAGE 036 ASSISTO9.SA:0

FC50 REGMSK 01123\*01137 FCB1 REGNXC 01165 01177\*

PAGE 037 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR 01138\*01143 01159 FC78 REGP1 FC81 REGP2 01140 01144\* 01151 01155\* FC92 REGP3 FAB3 REGPRS 00755 00768\*00799 FC6F REGPRT 00768 01102 01134\* FC9B REGRTN 01162\*01201 FCAA REGSKP 01172\*01175 FCC9 REGTF1 01191\*01194 FCD6 REGTF2 01197\*01200 FCBB REGTWO 01181 01183\* F837 RESET 00217\*00241 01724 01726 F83D RESET2 00219\*00223 F000 ROM2OF 00023\*00202 DF66 ROM2WK 00155\* F800 ROMBEG 00020\*00023 00111 00167 01716 0800 ROMSIZ 00022\*00023 01716 FFD4 RSRVD 01703\*01717 FAD8 RSRVDR 00234 00809\* DF97 RSTACK 00141\*00345 00788 FABC RTI 00774\*00816 FAFO RTS F9EC SEND 00787 00841\*00844 00845 00568\*00624 00640 00668 00682 F8C9 SIGNON 00342\*00350 008C SKIP2 00049\*00863 01154 01220 01523 DFF8 SLEVEL 00123\*00746 01553 01556 0007 SPACE 00063\*01047 01054 01056 01073 01173 01423 DF51 STACK 00158\*00217 FEC3 STLDFT 01551 01555\* FFE8 SWI 01708\*01722 FFDC SWI2 FAD8 SWI2R 01705\*01719 00236 00806\* 01704\*01718 FFD8 SWI3 FAD8 SWI3R 00235 00807\* DFFB SWIBFL 00119\*00301 00311 01363 DF90 SWICNT 00149\*00296 00641 00743 F8B5 SWIDNE 00302 00306 00311\* F8A8 SWILP 00305\*00308 00239 00296\* F895 SWIR F87D SWIVTB 00283\*00283 00284 00285 00286 00287 00288 00289 00290 00291 00292 00293 00294 00317 DF91 TRACEC 00147\*00403 00759 00762 01536 DF51 TSTACK 00157\*01189 0009 VCTRSW 00065\* DFC2 VECTAB 00125\*00183 00348 00349 00353 00429 00432 00568 00594 00625 00724 00725 00825 00837 00853 00857 00860 00977 00981 00985 01025 01224 01485 01507 01508 01510 01540 01547 01703 01704 01705 01706 01707 01708 01709 DFA0 WINDOW 00131\*01245 01470 DF00 WORKPG 00111\*00112 00113 FA72 XQCIDF 00612 00709 00716 00725\* FA6E XQPAUS 00611 00700 00715 00724\*00869 FAD5 ZBKCMD 00756 00758 00760 00763 00765 00800\* FAD3 ZBKPNT 00293 00310 00799\*00810 00622 00625\* 00283 00612\*00615 00617 FA2A ZIN2 FALL ZINCH FAOF ZINCHP 00611\*00613 F8E6 ZMONT2 00347 00353\* F8D2 ZMONTR 00291 00345\*

PAGE	038 ASS	IST09.SA	A:0	ASSIST	M - 603	C6809 MONITOR
F9	F2 ZOT2HS	00287 (	00571*			
F 9	FO ZOT4HS	00288 0	00570*			
		00284 (				
	39 ZOTCH3			00620	00626	00641*00704
F 9	D9 ZOUT2H	00557*0	00570 00571	01030	01393	
F 9	E6 ZOUTHX	00561 0	00564*01052			
FA	4E ZPAUSE	00294 0	00700*			
FA	3D ZPCRLF		00654*			
FA	3C ZPCRLS		00652*00654			
FA	40 ZPDATA	00286 0	00667*			
FA	48 ZPDTA1	00285 0	00683*			
FA	46 ZPDTLP	00639 (	00682*00685			
F9	F6 ZSPACE	00290 0	00581*			
F 9	FA ZVSWTH	00292 0	00591*			

# APPENDIX C MACHINE CODE TO INSTRUCTION CROSS REFERENCE

### **C.1 INTRODUCTION**

This appendix contains a cross reference between the machine code, represented in hexadecimal and the instruction and addressing mode that it represents. The number of MPU cycles and the number of program bytes is also given. Refer to Table C-1.

# Table C-1. Machine Code to Instruction Cross Reference

OP	Mnem	Mode	~	+	OP	Mnem	Mode	~	*	OP	Mnem	Mode	~	
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*		0	-	31	LEAY	Å	4+	2+	61	•			-
02	•				32	LEAS	T	4+	2+	62	•			
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	СОМ		6+	2+
04	LSR	1	6	2	34	PSHS	Immed	5+	2	64	LSR		6+	2+
05	•		Ŭ	-	35	PULS	- 551	5+	2	65	•			
06	ROR		6	2	36	PSHU	\$	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	Immed	5+	2	67	ASR		6+	2+
08	ASL, LSL		6	2	38	FULU	Inherent	5+	2	68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS		5	1	69	ROL		6+	2+
09 0A	DEC				39 3A	ABX	Ť	5 3	1	69 6A	DEC			2+
OB	•		6	2	3A 3B	RTI				6B		- 1	6+	2+
0C	INC		0	2	3D 3C	CWAI		6/15 20	1 2	6C	INC	1	6+	2+
OD	TST		6	2 2	3D	MUL		11	1	6D	TST		0+ 6+	2+
OE	JMP		6		3D 3E	•			1	6E	JMP	L L	3+	2+
OF		<b>V</b>	3	2	3E 3F	SWI		10	1	6F		V davad	3+ 6+	2+
UF	CLR	Direct	6	2	35	5001	Inherent	19	1	OF	CLR	Indexed	0+	2+
10	Page 2	-	-	-	40	NEGA	Inherent	2	1	70	NEG	Extended	7	3
11	Page 3	—	-	-	41	•	<b>A</b>			71	•	<b>A</b>		
12	NOP	Inherent	2	1	42	•				72	•			
13	SYNC	Inherent	4	1	43	COMA		2	1	73	COM		7	3
14	•				44	LSRA		2	1	74	LSR		7	3
15	•				45	•				75	•			
16	LBRA	Relative	5	3	46	RORA		2	1	76	ROR		7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR		7	3
18	•				48	ASLA, LSLA		2	1	78	ASL, LSL		7	3
19	DAA	Inherent	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ÓRCC	Immed	3	2	4A	DECA		2	1	7A	DEC		7	3
1B	•				4B	•				7B	•			
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Inherent		1	4D	TSTA		2	1	7D	TST		7	3
1E	EXG	Immed	8	2	4E	•	L L			7E	JMP	L	4	3
1F	TFR	Immed	6	2	4F	CLRA	Inherent	2	1	7F	CLR	Extended	7	3
		minou	0	٤		OLINY			2					
20	BRA	Relative	3	2	50	NEGB	Inherent	2	1	80	SUBA	Immed	2	2
21	BRN	<b>A</b>	3	2	51	•	1			81	CMPA	4	2	2
22	BHI		3	2	52	•				82	SBCA		2	2
23	BLS		3	2	53	COMB		2	1	83	SUBD		4	3
24	BHS, BCC		3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	•				85	BITA		2	2
26	BNE		3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB		2	1	87	•			
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA		2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA		2	2
2A	BPL		3	2	5A	DECB		2	1	8A	ORA		2	2
2B	BMI		3	2	5B	•				8B	ADDA	4	2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	Ţ	3	2	5E	•	L	(area)		8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Inherent	2	1	8F	•			
						10.107		-						


LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)
Number of program bytes
Denotes unused opcode

## Table C-1. Machine Code to Instruction Cross Reference (Continued)

											01100	(continuou)			
OP	Mnem		Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
90	SUBA		Direct	4	2	CO	SUBB	Immed	2	2					
91	CMPA		<b>A</b>	4	2	C1	СМРВ		2	2		Page 2 and	2 Machine		
92	SBCA			4	2	C2		Т				-		3	
93	SUBD			6	2		SBCB		2	2		Co	des		
94	ANDA			4	2	C3	ADDD		4	3					
100				4		C4	ANDB	1	2	2	1021	LBRN	Relative	5	4
95	BITA				2	C5	BITB	Immed	2	2	1022	LBHI	<b>A</b>	5(6)	4
96	LDA			4	2	C6	LDB	Immed	2	2	1023	LBLS		5(6)	4
97	STA			4	2	C7	•	<b>A</b>			1024	LBHS, LBCC		5(6)	4
98	EORA			4	2	C8	EORB		2	2	1025	LBCS, LBLO		5(6)	4
99	ADCA			4	2	C9	ADCB		2	2	1026	LBNE	1	5(6)	4
9A	ORA			4	2	CA	ORB	1	2	2	1027	LBEQ		5(6)	4
9B	ADDA			4	2	СВ	ADF 3		2	2	1028	LBVC		5(6)	4
9C	CMPX			6	2	CC	LDD		3	3	1029	LBVS		5(6)	4
9D	JSR			7	2	CD	•	1			102A	LBPL		5(6)	4
9E	LDX		₩	5	2	CE	LDU	Immed	3	3	102B	LBMI		5(6)	4
9F	STX		Direct	5	2	CF	•			-	102C			5(6)	4
						01					102D			5(6)	4
AO	SUBA		Indexed	4+	2+	D0	SUBB	Direct	4	2	102D	LBGT	T	5(6)	4
A1	CMPA			4+	2+	D1	CMPB	<b>A</b>	4	2					
A2	SBCA			4+	2+	D2	SBCB		4	2	102F	LBLE	Relative	5(6)	4
A3	SUBD			6+	2+	D3	ADDD		6	2	103F	SWI2	Inherent	20	2
A4	ANDA			4+	2+	D4	ANDB		4	2	1083	CMPD	Immed	5	4
A5	BITA			4+	2+	D5	BITB		4	2	108C	CMPY	1	5	4
A6	LDA			4+	2+	D6	LDB		4	2	108E	LDY	Immed	4	4
A7	STA			4+	2+	D7	STB		4	2	1093	CMPD	Direct	7	3
A8				4+	2+	D8	EORB		4	2	109C	CMPY	1	7	3
	EORA					D9	ADCB		4	2	109E	LDY	4	6	3
A9	ADCA			4+	2+	DA	ORB		4	2	109F	STY	Direct	6	3
AA	ORA			4+	2+		ADDB		4	2	10A3	CMPD	Indexed	7+	3+
AB	ADDA			4+	2+	DB					10AC	CMPY		7+	3+
AC	CMPX			6+	2+	DC	LDD		5	2		LDY	1	6+	3+
AD	JSR		1	7+	2+	DD	STD	Ţ	5	2		STY	Indexed	6+	3+
AE	LDX		*	5+	2+	DE	LDU		5	2		CMPD	Extended		4
AF	STX		Indexed	5+	2+	DF	STU	Direct	5	2		CMPY		8	4
						EO	SUBB	Indexed	4+	2+		LDY	I	7	4
BO	SUBA		Extended	5	3	E1	CMPB	A	4+	2+		STY	Extended		4
B1	CMPA			5	3	E2	SBCB		4+	2+		LDS		4	4
B2	SBCA		1	5	3	E3	ADDD		6+	2+			Immed		
B3	SUBD			7	3	E4	ANDB			2+		LDS	Direct	6	3
B4	ANDA			5	3				4+			STS	Direct	6	3
B5	BITA			5	3	E5	BITB		4+	2+	10EE	LDS	Indexed	6+	3+
						E6	LDB		4+	2+	10EF	STS	Indexed		3+
B6	LDA			5	3	E7	STB		4+	2+	<b>10FE</b>	LDS	Extended	7	4
B7	STA		1	5	3	E8	EORB		4+	2+	10FF	STS	Extended	7	4
B8	EORA			5	3	E9	ADCB		4+	2+	113F	SWI3	Inherent	20	2
B9	ADCA			5	3	EA	ORB		4+	2+	1183	CMPU	Immed	5	4
BA	ORA			5	3	EB	ADDB		4+	2+	118C	CMPS	Immed	5	4
BB	ADDA			5	3	EC	LDD		5+	2+	1193	CMPU	Direct	7	3
BC	CMPX			7	3	ED	STD		5+	2+	119C	CMPS	Direct	7	3
BD	JSR			8	3	EE	LDU	*	5+	2.+	11A3	CMPU	Indexed	7+	3+
BE	LDX		*	6	3	EF	STU	Indexed	5+	2+	11AC	CMPS	Indexed	7+	3+
BF	STX		Extended	6	3							CMPU	Extended		4
						FO	SUBB	Extended		3		CMPS	Extended		4
						F1	СМРВ	<b>↑</b>	5	3	1100	CIVIT O	Extended	0	7
						F2	SBCB		5	3					
						F3	ADDD	1	7	3					
						F4	ANDB		5	3					
						F5	BITB		5	3					
						F6	LDB		5	3					
						F7	STB		5	3					
NOTE	All unused	opcod	es are hot	th und	efined	F8	EORB		5	3					
NUTE		opcod			enneu	F9	ADCB		5	3					
	and illegal					FA	ORB	1	5	3					
						FB	ADDB	Extended		3					
						FC	LDD	Extended		3					
						FD	STD		6	3					
						FE	LDU	I	6	3					
						FF	STU	Extended		3					
										5					
							C-3/C-	4							

C-3/C-4



# APPENDIX D PROGRAMMING AID

### D.1 INTRODUCTION

This appendix contains a compilation of data that will assist you in programming the M6809 processor. Refer to Table D-1.

			dress Mode				3	2	1	0
Instruction	Forms	OP	elativ	e 1	Description	5 H	3 N	Z	V	C
BCC	BCC LBCC	24 10 24	3 5(6)	2 4	Branch $C = 0$ Long Branch C = 0	•	•	•	•	•
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch $C = 1$ Long Branch C = 1	•	•	•	•	•
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch $Z = 0$ Long Branch Z = 0	•	•	•	•	•
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch≥Zero Long Branch≥Zero	•	•	•	•	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch>Zero Long Branch>Zero	•	•	0	•	•
ВНІ	ВНІ LBHI	22 10 22	3 5(6)	2 4	Branct, Higher Long Branch Higher	•	•	•	•	•
BHS	BHS LBHS	24 10 24	3 5(6)	2	Branch Higher or Same Long Branch Higher or Same	•	•	•	•	•
BLE	BLE LBLE	2F 10 2F	3 5(6)	2 4	Branch≤Zero Long Branch≤Zero	•	•	•	•	•
BLO	BLO LBLO	25 10 25	3 5(6)	2 4	Branch lower Long Branch Lower	•	•	•	•	•

### Branch Instructions

Table D-1. Programming Aid

			dressi Mode							
Instruction	Forms	OP	elativ	e 1	Description	5 H	3 N	2 Z		0
		23	3	2	Branch Lower		14	-		1.
BLS	BLS	23	3	2	or Same			•	1	1
	LBLS	10	5(6)	4	Long Branch Lower					
		23			or Same					
BLT	BLT	2D	3	2	Branch < Zero	•	•	•		
	LBLT	10	5(6)	4	Long Branch < Zero	•	•	•	•	
		2D				-	-	-	-	-
BMI	BMI	2B	3	2	Branch Minus Long Branch Minus		•	•		
	LBMI	2B	5(0)	4	Long Branch Minus		1		-	[
BNE	BNE	26	3	2	Branch Z≠0	•				
	LBNE	10	5(6)	4	Long Branch	•	•	•	•	
		26			Z≠0		1			1
BPL	BPL	2A	2	2	Branch Plus	•	•	•	•	•
	LBPL	10	5(6)	4	Long Branch Plus	•	•	•	•	
		2A		-		-	+	-	-	+
BRA	BRA	20	3	2	Branch Always Long Branch Always	•	:	•	:	
BRN	BRN	21	3	2	Branch Never		-	-	-	+
DRIN	LBRN	10	5	4	Long Branch Never					
		21								
BSR	BSR	8D	7	2	Branch to Subroutine	•		•	•	
	LBSR	17	9	3	Long Branch to	•	•	•	•	
					Subroutine			-	-	1
BVC	BVC	28	3	2	Branch $V = 0$	•		•	•	
	LBVC	28	5(0)	4	Long Branch V = 0		1			1
BVS	BVS	29	3	2	Branch V = 1					+
043	LBVS	10	5(6)	4	Long Branch					
	1.0.0	29	1		V = 1		1			1

### Table D-1. Programming Aid (Continued)

#### SIMPLE BRANCHES

	OP	~	1
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CO	ONDITIONA	L BRANC	HES (Note	s 1-4)
Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CO	ONDITIONA	L BRANC	HES (Note	s 1-4)	UNSIGNED	CONDITION	AL BRAN	CHES (No	tes 1-4)
Test	True	OP	False	OP	Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F	r>m	BHI	22	BLS	23
r≥m	BGE	2C	BLT	2D	r≥m	BHS	24	BLO	25
r = m	BEQ	27	BNE	26	r = m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E	r≤m	BLS	23	BHI	22
r < m	BLT	2D	BGE	2C	r < m	BLO	25	BHS	24

#### Notes:

1. All conditional branches have both short and long variations.

2. All short branches are 2 bytes and require 3 cycles.

3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.

4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.

### Table D-1. Programming Aid (Continued)

							Ad	dress	ing M	Mode	3						1	T	Τ	Γ	Г	<b>_</b>
		Im	medi	ate	(	Direc	t	Ir	ndexe	ed	E	xtend	led	1	nhere	ent	1	5	3	2	1	0
Instruction	Forms	Op	~	#	Op	-	#	Op	~	#	Op	~	1	Op	-	#	Description	н	N	Z	V	C
ABX														3A	3	1	$B + X \rightarrow X$ (Unsigned)		•	•		•
ADC	ADCA ADCB	89 C9	22	2	99 D9	4	22	A9 E9	4+ 4+	2+2+	B9 F9	5 5	33				$A + M + C \rightarrow A$ $B + M + C \rightarrow B$	1	t t	1	1	1
ADD	ADDA	8B	2	2	9B	4	2	AB	4+	2+	BB	5	3			1	$A + M \rightarrow A$	1	1	1	1	1
	ADDB	CB	2	2	DB	4	2	EB	4 +	2+	FB	5	3				$B + M \rightarrow B$	1	1	1	1	
4410	ADDD	C3	4	3	D3	6	2	E3	6+	2+	F3	7	3	ļ			$D + M : M + 1 \rightarrow D$	•	1	1	1	
AND	ANDA ANDB ANDCC	84 C4 1C	2 2 3	2 2 2	94 D4	4	22	A4 E4	4+4+	2+ 2+	B4 F4	5 5	3				$ \begin{array}{c} A \land M \rightarrow A \\ B \land M \rightarrow B \\ CC \land IMM \rightarrow CC \end{array} $	•	1	1	0	
ASL	ASLA		5	2									-	48	2	1		8	1	1	1	T
	ASLB ASL				08	6	2	68	6+	2 +	78	7	3	58	2	1		8 8	1	1	1	
ASR	ASR ASR ASR				07	6	2	67	6+	2+	77	7	3	47 57	22	1		8 8 8	1 1 1	1 1 1	•	
BIT	BITA BITB	85 C5	22	2	95 D5	4	2 2	A5 E5	4+4+	2+	85 F5	5 5	3				Bit Test A (M Λ A) Bit Test B (M Λ B)	•	1 1	1	0	
CLR	CLRA												1	4F	2	1	0-A	•	0	1	0	0
	CLRB													5F	2	1	0-B	•	0	1	0	0
CHID	CLR	01			OF	6	2	6F	6+	2+	7F	7	3				0-M	•	0	1	0	0
СМР	СМРА	81 C1	2	2	91 D1	4	2	A1 E1	4+4+	2+2+	B1 F1	5	3				Compare M from A Compare M from B	8	1			
	CMPD	10	5	4	10	7	3	10	7 +	3+	10	8	4				Compare M M + 1 from D	•	1	1	1	1
		83			93			A3			B3											
	CMPS	11 8C	5	4	11 9C	7	3	11 AC	7+	3+	11 BC	8	4				Compare M:M + 1 from S	•	1	1	1	
	CMPU	11 83	5	4	11 93	7	3	11 A3	7+	3+	11 B3	8	4				Compare M:M + 1 from U	•	1	1	1	
	CMPX CMPY	8C 10 8C	4	3 4	9C 10 9C	6 7	2 3	AC 10 AC	6+ 7+	2+3+	BC 10 BC	78	3				Compare M:M + 1 from X Compare M:M + 1 from Y	•	1		I	1
COM	COMA									1				43	2	1	Ā-A	•	1	1	0	1
	COMB				03	6	2	63	6+	2 +	73	7	3	53	2	1	B → B M → M	•	1 1	1	0	1
CWAI		3C	≥20	2													$CC \Lambda IMM \rightarrow CC Wait for Interrupt$					7
DAA												1		19	2	1	Decimal Adjust A	•	1	1	0	1
DEC	DECA DECB													4A 5A	2 2	1	$ \begin{array}{c} A - 1 \rightarrow A \\ B - 1 \rightarrow B \end{array} $	e 0	1	1	1	•
	DEC				0A	6	2	6A	6+	2+	74	7	3				$M - 1 \rightarrow M$	•	1	1	1	•
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	B8	5	3				A <del>V</del> M → A	•	1	1	0	•
EXG	EORB R1, R2	C8	2 8	2	D8	4	2	E8	4 +	2+	F8	5	3				$B \leftrightarrow M - B$ $R1 - R2^2$	•	•	1	•	•
INC	INCA		0	2										4C	2	1	A + 1 - A		1	1	1	
in c	INCB				OC	6	2	6C	6+	2+	7C	7	3	5C	2	1	$B + 1 \rightarrow B$ M + 1 $\rightarrow M$	•			1	•
JMP					OE	3	2	6E	3+	2+	7E	4	3				EA <sup>3</sup> -PC	•		•	•	
JSR					9D	7	2	AD	7+	2+	BD	8	3				Jump to Subroutine	•	•			
LD	LDA	86	2	2	96	4	2	A6	4+	2+	B6	5	3				M - A	•	1	1	0	
	LDB	C6	2	2	D6	4	2	E6	4 +	2+	F6	5	3				M-B	•	1	1	0	•
	LDD LDS	CC 10	3 4	3 4	DC 10	5 6	2 3	EC 10	5+ 6+	2+ 3+	FC 10	6 7	3				$ \begin{array}{l} M:M+1\toD\\ M:M+1\toS \end{array} $	•	1	1 1	0	•
		CE	3	3	DE DE	5	2	EE	5+	2+	FE FE	E	2				M:M+1→U				0	
	LDU LDX	8E	3	3	9E	5	2	EE AE	5+	2+	BE	6	3				$M:M+1 \rightarrow 0$ $M:M+1 \rightarrow X$		1	1	0	
	LDY	10 8E	4	4	10 9E	6	3	10 AE	6+	3+	10 BE	7	4				$M:M + 1 \rightarrow Y$	•	1	1	0	•
LEA	LEAS							32	4+	2+							EA <sup>3</sup> -S	•	•	•	•	
	LEAU							33	4 +	2+							$ \begin{array}{c} EA^3 - U \\ EA^3 - X \\ EA^3 - X \\ EA^3 - Y \end{array} $	•	•	•	•	•
	LEAX							30	4+	2+								•	•	1	•	•
	LEAY							31	4 +	2+							EAY	•	•	1	•	

Legend:

M Complement of M

OP Operation Code (Hexadecimal) ~ Number of MPU Cycles

# Number of Program Bytes

+

Arithmetic Plus -

Arithmetic Minus .

Multiply

→ Transfer Into

H Half-carry (from bit 3)

N Negative (sign bit)

Z Zero (Reset)

V Overflow, 2's complement

C Carry from ALU D-3

Test and set if true, cleared otherwise t

• Not Affected

CC Condition Code Register

Concatenation

V Logical or

Λ Logical and

							Ad	dress	ing N	Aodes	3											
		-	media	_		Direc			ndexe			xtend			nhere	_		5	3	2	1	╀
Instruction	Forms	Op	-	1	Op	~	1	Op	-	*	Op	~	#	Op		#	Description	н	N	Z	V	ł
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	78	7	3	48 58	2	1		•		1 1 1	1 1 1	
LSR	LSRA LSRB LSR				04	6	2	64	6+	2+	74		3	44 54	2 2	1		•	0000	1 1 1	•	
MUL		1												3D	11	1	A × B→D (Unsigned)	•		1	•	1
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	7	3	40 50	2 2	1	$\overline{A}$ + 1 A $\overline{B}$ + 1 B $\overline{M}$ + 1 M	8 8 8	1 1	1 1 1	1 1 1	and the second se
NOP		1												12	2	1	No Operation	•	•	•	•	1
OR	ORA ORB ORCC	8A CA 1A	2 2 3	2 2 2	9A DA	4 4	2 2	AA EA	4++	2+ 2+	BA FA	5 5	3 3				A V M – A B V M – B CC V IMM – CC	•	1	t t	0 0 7	
PSH	PSHS PSHU	34 36	5+4 5+4	22													Push Registers on S Stack Push Registers on U Stack	•	•	•	•	
PUL	PULS PULU	35 37	5+4 5+4	2 2													Pull Registers from S Stack Pull Registers from U Stack	•	•	•	•	
ROL	ROLA ROLB ROL				09	6	2	69	6+	2+	79	7	3	49 59	2 2	1 1		•	1 1 1	1 1 1	1 1 1	and a second sec
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1		•	1 1 1	1 1 1	•	
RTI		1							1				-	3B	6/15	1	Return From Interrupt					-
RTS		1							1					39	5	1	Return from Subroutine	•	•	•	•	ĺ
SBC	SBCA SBCB	82 C2	2 2	22	92 D2	4	2 2	A2 E2	4 + 4 +	2 + 2 +	82 F2	5 5	3 3					88	1 1	1 1	1 1	
SEX		1												1D	2	1	Sign Extend B into A	•	1	1	0	
ST	STA STB STD STS STU STX				97 D7 DD 10 DF 9F	4 4 5 6 5 5	2 2 2 3 2 2 2	A7 E7 ED 10 EF EF AF	4+ 4+ 5+ 6+ 5+ 5+	2+ 2+ 2+ 3+ 2+ 2+ 2+	B7 F7 FD 10 FF FF BF	5 5 6 7 6 6	3 3 4 3 3				$\begin{array}{l} A \rightarrow M \\ B \rightarrow M \\ D \rightarrow M \cdot M + 1 \\ S \rightarrow M \cdot M + 1 \\ U \rightarrow M \cdot M + 1 \\ X \rightarrow M \cdot M + 1 \end{array}$	•		1 1 1 1	0 0 0 0	
	STY				10 9F	6	3	10 AF	6+	3+	10 BF	7	4				Y→M:M+1	•	1	1	0	
SUB	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	A0 E0 A3	4 + 4 + 6 +	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3					8 8 •	1 1 1	1 1 1	1 1 1	
SWI	SWI6 SWI26													3F 10 3F	19 20	1 2	Software Interrupt 1 Software Interrupt 2	•	•	•	•	
	SW136													3F 11 3F	20	1	Software Interrupt 3	•	•	•	•	
SYNC														13	≥4	1	Synchronize to Interrupt	•	•	•	•	ļ
TFR	R1, R2	1F	6	2													$R1 \rightarrow R2^2$	•	•		•	
TST	TSTA TSTB TST				0D	6	2	6D	6+	2+	7D	7	3	4D 5D	2 2	1 1	Test A Test B Test M	•	1 1 1	1 1 1	0 0 0	

### Table D-1. Programming Aid (Continued)

Notes:

1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.

2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers. The 8 bit registers are: A, B, CC, DP

The 16 bit registers are: X, Y, U, S, D, PC

3. EA is the effective address.

4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.

5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).

6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.

7. Conditions Codes set as a direct result of the instruction.

8. Value of half-carry flag is undefined.

9. Special Case - Carry set if b7 is SET.

# APPENDIX E ASCII CHARACTER SET

### **E.1 INTRODUCTION**

This appendix contains the standard 112 character ASCII character set (7-bit code).

### E.2 CHARACTER REPRESENTATION AND CODE IDENTIFICATION

The ASCII character set is given in Figure E-1.

b7 b6 Bits	b5						0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1
	b4	b3	b2	b1		Column	0	1	2	3	4	5	6	7
	1	1	1	1	Row	Hex	0	1	2	3	4	5	6	7
	0	0	0	0	0	0	NUL	DLE	SP	0	@	Ρ	•	р
	0	0	0	1	1	1	SOH	DC1	1	1	A	Q	а	q
	0	0	1	0	2	2	STX	DC2	"	2	В	R	b	r
	0	0	1	1	3	3	ETX	DC3	1	3	С	S	С	S
	0	1	0	0	4	4	EOT	DC4	\$	4	D	Т	d	t
	0	1	0	1	5	5	ENQ	NAK	%	5	E	U	е	u
	0	1	1	0	6	6	ACK	SYN	ß	6	F	V	f	v
	0	1	1	1	7	7	BEL	ETB	,	7	G	W	g	w
	1	0	0	0	8	8	BS	CAN	(	8	н	Х	h	×
	1	0	0	1	9	9	HT	EM	)	9	1	Y	i	У
	1	0	1	0	10	A	LF	SUB	•	:	J	Z	j	Z
	1	0	1	1	11	В	VŤ	EŜĊ	+	;	K	[	k	1
	1	1	0	0	12	С	FF	FS		<	L	$\backslash$	1	
	1	1	0	1	13	D	CR	GS	-	=	М	]	m	]
	1	1	1	0	14	E	SO	RS		>	N	^	n	~
	1	1	1	1	15	F	SI	US	/	?	0		0	DEL

Figure E-1. ASCII Character Set

Each 7-bit character is represented with bit seven as the high-order bit and bit one as the low-order bit as shown in the following example:

b7	<b>b6</b>	b5	b4	b3	b2	b1	b0
1	0	0	0	0	0	0	1

The bit representation for the character "A" is developed from the bit pattern for bits seven through five found above the column designated 4 and the bit pattern for bits four through one found to the left of the row designated 1.

A hexadecimal notation is commonly used to indicate the code for each character. This is easily developed by assuming a logic zero in the non-existant bit eight position for the column numbers and using the hexadecimal number for the row numbers.

### **E.3 CONTROL CHARACTERS**

The characters located in columns zero and one of Figure E-1 are considered control characters. By definition, these are characters whose occurrance in a particular context initiates, modifies, or stops an action that affects the recording, processing, transmission, or interpretation of data. Table E-1 provides the meanings of the control characters.

Mnemonic	Meaning	Mnemonic	Meaning
NUL	Null	DLE	Data Link Escape
SOH	Start of Heading	DC1	Device Control 1
STX	Start of Text	DC2	Device Control 2
ETX	End of Text	DC3	Device Control 3
EOT	End of Transmission	DC4	Device Control 4
ENQ	Enquiry	NAK	Negative Acknowledge
ACK	Acknowledge	SYN	Synchronous Idle
BEL	Bell	ETB	End of Transmission Block
BS	Backspace	CAN	Cancel
нт	Horizontal Tabulation	EM	End of Medium
LF	Line Feed	SUB	Substitute
VT	Vertical Tabulation	ESC	Escape
FF	Form Feed	FS	File Separator
CR	Carriage Return	GS	Group Separator
SO	Shift Out	RS	Record Separator
SI	Shift In	US	Unit Separator
		DEL	Delete

#### Table E-1. Control Characters

### **E.4 GRAPHIC CHARACTERS**


The characters in columns two through seven are considered graphic characters. These characters have a visual representation which is normally displayed or printed. These characters and their names are given in Table E-2.

### Table E-2. Graphic Characters

#### Symbol

#### Name

- SP Space (Normally Nonprinting)
- Exclamation Point
- " Quotation Marks (Diaeresis)
- # Number Sign
- \$ Dollar Sign
- % Percent Sign
- & Ampersand
- ' Apostrophe (Closing Single Quotation Mark; Acute Accent)
- ( Opening Parenthesis
- ) Closing Parenthesis
- Asterisk
- + Plus
- , Comma (Cedilla)
- Hyphen (Minus)
- . Period (Decimal Point)
- / Slant
- 0...9 Digits 0 Through 9
- : Colon
  - Semicolon
- < Less Than
- = Equals
- > Greater Than
- ? Question Mark
- @ Commercial At
- A...Z Uppercase Latin Letters A Through Z
  - [ Opening Bracket
  - \ Reverse Slant
- ] Closing Bracket
- ∧ Circumflex
- \_\_\_\_ Underline
- Opening Single Quotation Mark (Grave Accent)
- a...z Lowercase Latin Letters a Through z
  - ( Opening Brace
  - Vertical Line
- } Closing Brace
- ~ Tilde



# APPENDIX F OPCODE MAP

### **F.1 INTRODUCTION**

This appendix contains the opcode map and additional information for calculating required mchine cycles.

### F.2 OPCODE MAP

Table F-1 is the opcode map for M6809 processors. The number(s) by each instruction indicates the number of machine cycles required to execute that instruction. When the number contains an "I" (e.g., 4 + I), it indicates that the indexed addressing mode is being used and that an additional number of machine cycles may be required. Refer to Table F-2 to determine the additional machine cycles to be added.

Some instructions in the opcode map have two numbers, the second one in parenthesis. This indicates that the instruction involves a branch. The parenthetical number applies if the branch is taken.

The "page 2, page 3" notation in column one means that all page 2 instructions are preceded by a hexadecimal 10 opcode and all page 3 instructions are preceded by a hexadecimal 11 opcode.

Table F-1. Opcode Map


					-		T	_			-	an a star and a		_		-			-	_		r	1	<b>T</b>	1
				c		-		2	e		4	S		9	~		00	თ		٩	80	U		ш	ш
	EXT	1111	u	5	Ľ	ה	5		7	2		2	5		5	5		£	5		5	9	9	4,6,6+1,7 LDS	6,6+1,7 STS
	QNI	1110	w	4+1 SURR	411	CMPB	4+1	SBCB	6+1 ADDD	4+1	ANUB	4+1 BITB	4+1	LDB	4+1 STB	4+1	EORB	4+1 ADCB	4+1	ORB	4+1 ADDB	5+1 LDD	5+1 STD	4,6	5,5+1,6 STU
	DIR	1101	٥	4			4	S	6 AI	4	A	4	4		4	4	ŭ	4 A	4	0	4 A	5	2	3,5,5+1,6 LDU	5,5
	MMI	1100	J	2	,	4	2		4	2		2	2			2		2	2		2	m		3,5,! L	
	BAT	1011	8	5	۲	0	5		5,7,7+1,8 CMPU	5		£	5		5	5		2	5		£	5,7,7+1,8 CMPS	89	4,6,6+1,7 LDY	6,6+1,7 STY
	QNI	1010	A	4+1 SURA	4+1	CMPA	4+1	SBCA	5,7,7+1,8 / 5 CMPD	4+1	ANUA	4+1 BITA	4+1	LUA	4+1 STA	4+1	EORA	4+1 ADCA	4+1	ORA	4+1 ADDA	5,7,7+1,8 / CMPY	7+1 JSR	/ 4,6,6	/
lits	DIR	1001	6	4 SU	4		4		~	4	AN	<b>4</b> Bl	4		4	4	EO	4 AD	4	JO	4 AD		2	3,5,5+1,6 / LDX	5,5+1,6 STX
Most-Significant Four Bits	IMM	1000	8	2	6	4	2		4,6,6+1,7 SUBD	2		2	2			2		2	2		2	4,6,6+1,7 CMPX	7 BSR	3,5,5 LC	
ost-Signific	EXT	0111	7	7		1			7	7			2		7	7		7	7		1	7	6	4 JMP	7
ž	DNI	0110	9	6+1 NEG					6+1 COM	6+1 I CR			6+1	-	6+1 ASR	6+1	ASL (LSL)	6+1 ROL	6+1	EC		6+1 INC	6+1 TST	3+1 JI	6+1 CLR
	ACCB	0101	2	2 N					2 C(	2	Ľ		2 0,		2 A:	2	ASL	2 R(	2	DE		2	2 13		2 CI
	ACCA	0100	4	2		I			2	2			2		2	2		2	2		I	2	2		2
		0011	3	4 + 1 LEAX	4+1	LEAY	4+1	LEAS	4+1 LEAU	5+1/by	CLCL	5+1/by PULS	5+1/by	LOHOL	5 + 1/by PULU			5 RTS	3	ABX	6/15 RTI	20 CWAI	11 MUL		19/20/20 SWI/2/3
	REL	0010	2	3 BRA	3 BRN/	5 LBRN	3 BHI/	2(0) LBHI	3 BLS/ 5(6) LBLS	3 BHS	10001 1010	3 BLO 5(6) (BCS)	3 BNE/	DIOI LOINE	3 BEQ/ 5(6) LBEQ	3 BVC/	5(6) LBVC	3 BVS/ 5(6) LBVS	3 BPL/	5(6) LBPL	3 BMI/ 5(6) LBMI	3 3 BGE/ ANDCC 5(6) LBGE	3 BLT/ 5(6) LBLT	3 BGT/ 5(6) LBGT	3 BLE/ 5(6) LBLE
		0001	-	PAGE2		<b>PAGE3</b>	2	1	2 SYNC				5	- 1	9 LBSR			2 DAA		ORCC		3 ANDCC	2 SEX	8 EXG	7 TFR
	DIR	8000	0	6 NEG					6 COM	6 I SR	101	1	6		6 ASR	6 ASL	(ITST)	6 ROL		DEC		6 INC	6 TST	3 JMP	6 CLR
				0 0000		0001 1	c 0100	7 0100	0011 3	0100 4	T	0101 5	0110 6	ρŢ	0111 7	(	8 0001	1001 9		1010 A	1011 B	1100 C	1101 D	1110 E	1111 F
								-				stits	a lu	Ъ	treo	Hing	NS.	<b>jsee.</b>	1						

F-2

		No	n Indirect	Indirect					
Туре	Forms	Assembler Form	Postbyte OP Code	× ~	+ #	Assembler Form	Postbyte OP Code	+~	Ι.
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	10
(twos complement offset)	5 Bit Offset	n, R	ORRnnnn	1	0	defaults to 8-bit			Г
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	12
Accumulator Offset From R	A - Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	10
(twos complement offset)	B — Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	10
	D — Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not allowed		Γ	Г
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	10
	Decrement By 1	,-R	1RR00010	2	0	not allowed		T	Г
	Decrement By 2	,R	1RR00011	3	0	[,R]	1RR10011	6	1
Constant Offset From PC	8 Bit Offset	n, PCR	1XX01100	1	1	[n, PCR]	1XX11100	4	ŀ
(twos complement offset)	16 Bit Offset	n, PCR	1XX01101	5	2	[n, PCR]	1XX11101	8	T
Extended Indirect	16 Bit Address	-	-	1-	-	[n]	10011111	5	
	R = X, Y, U or S X = Don't Care	X = 00 Y = U = 10 S =	01						

# Table F-2. Indexed Addressing Mode Data

 $\stackrel{+}{\sim}$  and  $\stackrel{+}{}$  Indicate the number of additional cycles and bytes for the particular variation.




# APPENDIX G PIN ASSIGNMENTS

### **G.1 INTRODUCTION**

This appendix is provided for a quick reference of the pin assignments for the MC6809 and MC6809E processors. Refer to Figure G-1. Descriptions of these pin assignments are given in Section 1.

MC6809			MC6809E				
Vss	10	40 HALT	VSS	1.	40 HALT		
NMI	2	39 XTAL	NMI C	2	39 D TSC		
IRQ	5	38 DEXTAL	IRQ	3	38 LIC		
FIRO	4	37 D RESET	FIRQ C	4	37 RESET		
BSC	5	36 D MRDY	BSC	5	36 AVMA		
BAC	6	35 D Q	BA C	6	35 0 0		
VCC C	7	34 <b>D</b> E	Vcc <b>c</b>	7	34 D E		
A0 <b>C</b>	8	33 DMA/BREQ	A0 <b>C</b>		33 BUSY		
A1 0	9	32 D R/W	A1 0	9	32 R/W		
A2 🕻	10	31 D D0	A2 <b>C</b>	10	31 D0		
A3 <b>c</b>	11	30 D D1	A3 <b>C</b>	11	30 D D1		
A4 <b>C</b>	12	29 D D2	A4 <b>C</b>	12	29 D2		
A5 <b>C</b>		28 D D3	A5 <b>C</b>	13	28 <b>p</b> D3		
A6 <b>D</b>		27 D D4	A6 <b>C</b>		27 D D4		
A7 <b>d</b>	15	26 D D5	A7 <b>d</b>		26 D5		
A8 <b>c</b>	16	25 <b>D</b> D6	A8 <b>c</b>	16	25 D6		
A9 <b>q</b>		24 D D7	A9 <b>C</b>	17	24 D7		
A10 C		23 A15	A10 C	18	23 A 15		
A11 <b>C</b>		22 <b>p</b> A14	A11 C		22 <b>D</b> A 14		
A12 C	20	21 A 13	A12 C	20	21 D A13		

Figure G-1. Pin Assignments



# APPENDIX H CONVERSION TABLES

### **H.1 INTRODUCTION**

This appendix provides some conversion tables for your convenience.

### H.2 POWERS OF 2, POWERS OF 16

Refer to Table H-1.

16m	2n		16m	2n	
m =	n =	Value	m =	n =	Value
0	0	1	4	16	65,536
-	1	2	-	17	131,072
-	2	4	-	18	262,144
-	3	8	-	19	524,288
- 1	4	16	5	20	1,048,576
	5	32	-	21	2,097,152
- - 2	6	64	-	22	4,194,304
	7	128	-	23	8,388,608
2	8	256	6	24	16,777,216
-	9	512	-	25	33,554,432
-	10	1,024	-	26	67,108,864
- 3	11	2,048	-	27	134,217,728
3	12	4,096	7	28	268,435,456
-	13	8,192	-	29	536,870,912
-	14	16,384	-	30	1,073,741,824
-	15	32,768	-	31	2,147,483,648

Table H-1. Powers of 2; Powers of 16

### H.3 HEXADECIMAL AND DECIMAL CONVERSION

Table H-2 is a chart that can be used for converting numbers from either hexadecimal to decimal or decimal to hexadecimal.

**H.3.1 CONVERTING HEXADECIMAL TO DECIMAL.** Find the decimal weights for corresponding hexadecimal characters beginning with the least-significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

**H.3.2 CONVERTING DECIMAL TO HEXADECIMAL.** Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most-significant digit of the final number. Subtract the decimal value found from the decimal number to be converted. Repeat the above step to determine the hexadecimal character. Repeat this process to find the subsequent hexadecimal numbers.

15	B	yte	8	7 Byte			0
15	Char 12	11	Char 8	7	Char 4	3	Char 0
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	3	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
А	40,960	A	2,560	A	160	A	10
В	45,056	В	2,816	В	176	В	11
С	49,152	С	3,072	С	192	С	12
D	53,248	D	3,328	D	208	D	13
Е	57,344	E	3,534	E	224	E	14
F	61,440	F	3,840	F	240	F	15

Table H-2.	Hexadecimal	and	Decimal	Conversion	Chart

