
2650 MICROPROCESSOR






Electronic components and materials

PHILIPS

SIGNETICS 2650 MICROPROCESSOR HARDWARE SPECIFICATIONS



Electronic components and materials

for professional, industrial and consumer uses

from the world-wide Philips Group of Companies




Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478. Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 427 08 88. Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11. Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel. 523 00 00. Brazil: IBRAPE, Caixa Postal 7383, Av. Brigadeiro Faria Lima, 1735 SAO PAULO, SP, Tel. (011) 211-2600. Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161. Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40.01. Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600. Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22. Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel, 1 72 71 France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99. Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1. Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311. Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. NT 24 51 21. India: PEICO ELECTRONICS & ELECTRICALS LTD., Ramon House, 169 Backbay Reclamation, BOMBAY 400020, Tel. 295144. Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, P.O. Box 220, JAKARTA, Tel. 44 163. Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55. Italy: PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994. Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611. (IC Products) SIGNETICS JAPAN, LTD, TOKYO, Tel. (03)230-1521. Korea: PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 794-4202. Malaysia: PHILIPS MALAYSIA SDN. BERHAD, Lot 2, Jalan 222, Section 14, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 77 44 11. Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 533-11-80. Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, 5600 PB EINDHOVEN, Tel. (040) 79 33 33. New Zealand: PHILIPS ELECTRICAL IND. LTD., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119. Norway: NORSK A/S PHILIPS, Electronica, Sørkedalsveien 6, OSLO 3, Tel. 46 38 90. Peru: CADESA, Rocca de Vergallo 247, LIMA 17, Tel. 62 85 99. Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59. Portugal: PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21. Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., P.O.B. 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11. South Africa: EDAC (Pty.) Ltd., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. 614-2362/9. Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12. Sweden: A.B. ELCOMA, Lidingövägen 50, S-115 84 STOCKHOLM 27, Tel. 08/67 97 80. Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01/43 22 11. Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5. Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9. Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10. United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633. United States: (Active devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000. (Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000. (IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700. Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 94321.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 36 05 11.

A15

© 1980 N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.




2650 HARDWARE SPECIFICATIONS MANUAL

PREFACE

This manual contains the complete specifications for the Signetics 2650 processor. It describes the instruction set, interface signals, the internal organization, and the electrical characteristics. Examples of memory and I/O system organizations that may be used with the processor are discussed.

The original 2650 Microprocessor described in this manual has been replaced by the 2650A. The two parts are identical in function and pin-out, however, the 2650A and the high speed version 2650A-1 have improved timing specifications. For the 2650A and the 2650A-1 timing details, refer to the 2650 Series data sheet which is included as part of this manual.



CONTENTS

L

П

INTRODUCTION	
INTRODUCING THE 2650 FAMILY	3
FEATURES OF THE 2650 FAMILY	4
Family Approach	4
Microprocessor Features	4
Compatible Products	5
PROCESSOR HARDWARE DESCRIPTION	6
Architecture	6
Interfacing	8
Instruction Set	12
SUPPORT	15
Documentation	15
Software Support	15
Prototyping Hardware	16
System Compatible Families	16
2650 HARDWARE	
	19
General Features	18 20
Applications	20
Internal Registers	21
Program Status Word	22
Memory Organization	27
INTERFACE	29
Signals	29
Signal Timing	34
Electrical Characteristics	37
Interface Signals	39
Pin Configuration	39
FEATURES	41
Input/Output Facilities	41
Interrupt Mechanism	43
Subroutine Linkage	45
Condition Code Usage	45
Start-up Procedure	46
INSTRUCTIONS	47
Addressing Modes	47
Instruction Formats	51
Detailed Processor Instructions	52



CHAPTER I

1

INTRODUCING THE 2650 FAMILY

"5—VOLT SYSTEM REDUCES SYSTEM COSTS" "2650 PUTS THE INTERFACE ON THE CHIP...NOT ON THE CIRCUIT BOARD" "POWERFUL INSTRUCTION SET PROVIDES LOWER COST SYSTEMS"

The greatly increased sophistication and rising production costs of today's logic systems force the system designer to use every available resource in order to economically produce his system. In keeping with this cost reduction goal, Signetics has developed a powerful general purpose integrated microprocessor called the 2650. The first Signetics microprocessor, in conjunction with Signetics MOS and Bipolar memory and interface product lines, offers the system designer a viable and attractive alternative to the hard-wired approach to system design. For many applications, the system designer can use this general purpose microprocessor and standard memory and interface circuits to implement systems with lower cost than the hard-wired logic approach without sacrificing performance.

By using the 2650 and compatible products, the system designer can obtain two other major benefits of microcomputer systems. These benefits are greatly enhanced system flexibility and minimized design or modification cycles compared with the hard-wired logic approach.

The requirements of the majority of applications for integrated microprocessors (logic replacement and control functions) have defined a general set of processor parameters based on system and device economies, ease of use, and speed requirements.

These characteristics include:

- Single chip
- Fixed instruction set

Eight bit parallel structureTTL compatibility

In addition to these characteristics, the design of the 2650 has been optimized around three generalized objectives:

- Lowest system costEase of use
- Capable of a wide range of applications

The optimum technology choice for implementing these features is the low threshold ion-implanted N-Channel silicon gate process. This process has matured in the past few years, providing a combination of high density, low threshold voltage, moderate speed and good manufacturing yields. Using this technology, a total of 576 bits of ROM, approximately 250 bits of register and about 900 logic gates are used to implement the processor function on the 2650 chip.

The instruction set consists of 75 instructions, of which about 40% consists of arithmetic instructions. This class contains the Boolean, arithmetic, and compare operations, each of which may be executed using any one of eight addressing modes. Another 30% of the instruction set consists of branch instructions which incorporate six addressing modes. The remaining 30% of the instruction set includes, amoung others, I/O instructions, instructions for performing operations on the two status registers, a decimal adjust instruction and the HALT instruction.

Utilizing multiple addressing modes greatly increases coding efficiency, allowing functions to be performed using fewer instructions than less powerful machines. The resulting reduction in routine execution time and memory capacity requirements directly translates into improved system performance and reduced memory cost. In this way the powerful instruction set and addressing modes of the 2650 allow a significant reduction in the memory required to perform a given function, resulting in sizeable system cost savings without sacrificing performance.

FEATURES OF THE 2650 FAMILY

2650 FAMILY APPROACH

- Low System Cost
- Low cost N-Channel products
- Intrinsic advantages of single 5V supply
- Uses standard low cost memories
- Low cost interfacing
- Ease of Use
- Easy interfacing
- Conventional instruction set
- Ease of programming
- Wide Range of Applications
- General purpose capability
- Powerful architecture
- Powerful instruction set
- Flexible
- Expanding family of devices

FEATURES OF THE MICROPROCESSOR

Basic 2650 Processor Characteristics

- Single chip 8-bit processor
- Signetics low threshold double ion-implanted silicon gate N-Channel technology
- Single +5V power supply
- Low power consumption: 525 mW maximum Single phase TTL-compatible clock Static operation: no minimum clock frequency Clock frequency: 1.25MHz maximum
- Cycle time: 2.4µs minimum

Standard 40 pin DIP

2650 Interfaces

- TTL compatible inputs, outputs no external resistors required
- Tri-state bus outputs for multiprocessor and direct memory access systems
- Asynchronous (handshaking) memory and I/O interface
- Accepts wide range of memory timing
- Interfaces directly with industry standard memories
- Powerful control interface
- Single-bit direct serial I/O path
- Parallel 8-bit I/O capability

2650 Processor Architecture

- 8-bit bidirectional tri-state data bus
- Separate tri-state address bus
- 32,768-byte addressing range
- Internal 8-bit parallel structure
- Seven 8-bit addressable general purpose registers Eight-level on-chip subroutine return address stack
- Program status word for flexibility and enhanced processing power
- Single-level hardware vectored interrupt capability
- Interrupt service routines may be located anywhere in addressable memory
- Separate adder for fast address calculation

2650 Instruction Set

- General purpose instruction set with substantial capabilities in arithmetic, character manipulation and control and I/O processing
 - Fixed instruction set

75 instructions

- Up to eight addressing modes
- True indexing with optional auto increment/ decrement
- One, two or three byte instructions
- One- and two-byte I/O instructions
- Selective test of individual bits
- Powerful instruction set and addressing modes minimize memory requirements

FEATURES OF COMPATIBLE PRODUCTS

2602, 2606, 1K RAMs

Completely static operation N-Channel silicon gate technology 1024 X 1 organization (2602) 256 X 4 organization (2606) Single +5V power supply 200mW typical power dissipation Maximum access time: $1\mu s$: 2602 750ns : 2606 650ns : 2602-2 500ns : 2602-1, 2606-1 TTL-compatible Tri-state outputs Data I/O bus (2606 only) Standard 16 pin DIP

2608 8K ROM

Completely static operation N-Channel silicon gate technology 1024 X 8 organization Single +5V power supply 400mW maximum power dissipation 650ns maximum access time TTL compatible Tri-state outputs Standard 24 pin DIP

8T26 Quad Transceiver

Schottky TTL technology Four pairs of bus drivers/receivers Separate drive and receive enable lines Tri-state outputs Low current pnp inputs High fan out — driver sinks 40mA 20ns maximum propagation delay Standard 16 pin DIP

8T31 8-bit Bidirectional Port

- Schottky TTL technology
- Two independent bidirectional busses
- Eight bit latch register
- Independent read, write controls for each bus
- Bus A overrides if a write conflict occurs
- Register can be addressed as a memory location via Bus B Master Enable
- 30ns maximum propagation delay
- Low input current: 500μA
- High fan out sinks 20mA
- Standard 24 pin DIP

8T95/6/7/8 Hex Buffers/Inverters

- Schottky TTL technology
- Six buffers or inverters per package
- Non-inverting (8T95, 8T97) or Inverting (8T96, 8T98)
- Buffered control lines
- Tri-state outputs
- Low current pnp inputs
- Standard 16 pin DIP

82S115/123/129 PROMs

- Schottky TTL technology
- Single +5V power supply
- 32 X 8 organization (82S123)
- 256 X 4 organization (82S129)
- 512 X 8 organization (82S115)
- Field programmable (Nichrome)
- On-chip storage latches (82S115 only)
- Low current pnp inputs
- Tri-state outputs
- 35ns typical access time
- Standard 24 pin DIP (82S115)
- Standard 16 pin DIP (82S123, 82S129)

(See Appendix for additional products and data sheets.)

PROCESSOR HARDWARE DESCRIPTION

ARCHITECTURE

GENERAL DESCRIPTION

A block diagram of the processor is shown in Figure 1. The first, second, and third bytes of instructions are read into the processor on the data bus and loaded into the Instruction Register, Holding Register, and Data Bus Register, respectively. The instructions are decoded through a combination of ROM and random logic.

The ALU performs arithmetic, Boolean, and combinatorial shifting functions. It operates on eight bits in parallel and utilizes carry-look-ahead logic. A second adder is used to increment the instruction address register and to calculate operand addresses for the indexed and relative addressing modes. This separate address adder allows complex addressing modes to be implemented with no increase in instruction execution time.

The General Purpose Register Stack and the Subroutine Return Address Stack are implemented with static RAM cells. The Register Stack consists of seven 8-bit registers. The Subroutine Stack can contain eight 15-bit addresses, thereby allowing eight levels of subroutine nesting. Placing the Subroutine Stack on the chip allows efficient ROM-only systems to be implemented in some applications. Separate 15-bit Instruction Address and Operand Address Registers and provided. The 2650 is an 8-bit binary processor with BCD capability. See Figure 2 for a diagram of the 2650 registers as seen by the programmer.

PROGRAM STATUS WORD


The Program Status Word (PSW) is a major feature of the 2650 with greatly increases its flexibility and processing power. The PSW is a special purpose register within the processor that contains status and control bits.


It is divided into two bytes called the Program Status Upper (PSU) and Program Status Lower (PSL). The PSW bits may be tested, loaded, stored, preset, or cleared using the instructions which affect the PSW. The bits are utilized as follows:


PSU0, 1,2	-SP		Pointer for the Return Address Stack.
PSU5	- II		Used to Inhibit recognition of additional Interrupts.
PSU6	-F		Flag is a latch directly driving the flag output.
PSU7	-s	_	Sense equals the state of the sense input.
PSL0	— C		Carry stores any carry from the high-order bit of the ALU.
PSL1	- COM	_	Compare determines if a logical or arithmetic comparison is to be made.
PSL2	- OVF		Overflow is set if a two's complement overflow occurs.
PSL3	- WC		With Carry determines is the carry is used in arithmetic and rotate instructions.
PSL4	- RS	-	Register Select identifies which bank of 3 GP registers is being used.
PSL5	- IDC		Inter Digit Carry stores the bit-3-to-bit-4 carry in arithmetic operations.
PSL6, 7	- CC		Condition Code is affected by compare, test and arithmetic instructions.


INTERRUPT HANDLING CAPABILITY

The 2650 has a single level hardware vectored interrupt capability. When an interrupt occurs, the 2650 finishes the current instruction and sets the Interrupt Inhibit bit in the PSW. The processor then executes a Branch to Subroutine Relative to location Zero (ZBSR) instruction and sends out Interrupt Acknowledge and Operation Request signals. On receipt of the INTACK signal the interrupting device inputs an 8-bit address, the interrupt vector, on the data bus. The relative and relative indirect addressing modes combined with this 8-bit address allow interrupt service routines to begin at any addressable memory location.









INTERFACING

INTRODUCTION TO INTERFACING WITH THE 2650

Five key concepts have been incorporated in the 2650 to make interfacing easy and inexpensive. The extent to which these concepts have been incorporated in the Signetics 2650 provides unique benefits of system density and low cost to the system designer.

1. SINGLE 5V POWER SUPPLY

Low threshold double ion-implanted Silicon Gate N-Channel MOS technology is used to allow operation from one +5V power supply with resultant cost savings and improved reliability. This reduces power consumption significantly compared with the multi-power supply approach.

2. INTERFACE CIRCUIT COMPATIBILITY

The 2650 inputs and outputs are specified to be compatible with widely available, standard, low cost logic families such as TTL, CMOS and Low-power STTL. This includes the single phase clock input which saves the cost of high level multiphase clock driver circuitry. Bus outputs are tri-state and capable of driving one 7400 TTL load or four 74LS loads. The 2650 is capable of driving several loads of pnp-buffered STTL inputs. Many MSI, Interface and Memory LSI circuits (for example, in Signetics 82S00 and 8T00 series) have these low current pnp inputs and are recommended for use in 2650 microcomputer systems. See Table 1 for DC characteristics of the 2650.

3. USE OF STANDARD MEMORIES

One of the major 2650 design achievements is to operate efficiently in a system using industry standard memories, for example 1024 X 1 and 256 X 4 N-channel RAMs and 1024 X 8 N-Channel ROMs. These standard memories are widely available and used in volume with corresponding low cost. Non-standard memories, particularly those produced by only one manufacturer will be less available, run in lower volume and often cost 2 to 3 times as much per bit as industry standard products. The 2650 operates successfully with memories of any access time, due to the completely asynchronous interface that is provided for this purpose. Memories which respond in less than 0.8 microseconds allow the processor to operate at maximum speed.

4. NO SPECIAL INTERFACE PRODUCTS

Similarly, another major achievement is to operate efficiently in a system using no special I/O products. This approach avoids the problems of a system requiring high cost specialized components with restricted availability.

			LIN	AITS	
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
ILI	Input Load Current	V _{IN} = 0 to 5.25V		10	μA
LOH	Output Leakage Current	ADREN, DBUSEN = 2.2V, V _{OUT} = 4V		10	μA
LOL	Output Leakage Current	ADREN, DBUSEN = 2.2V, VOUT = 0.45V		10	μA
1cc	Power Supply Current	$V_{CC} = 5.25 V, T_{A} = 0^{\circ} C$		100	mA
VIL	Input Low		-0.6	0.8	V
VIH	Input High		2.2	Vcc	V
VOL	Output Low	I _{OL} = 1.6 mA	0.0	0.45	V
VOH	Output High	$I_{OH} = -100 \ \mu A$	2.4	V _{CC} -0.5	V
CIN	Input Capacitance	$V_{IN} = 0V$		10	pF
с _{оит}	Output Capacitance	V _{OUT} = 0V		10	pF

TABLE 1. PRELIMINARY 2650 DC ELECTRICAL CHARACTERISTICS

Conditions: $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$

5. POWERFUL MEMORY AND I/O INTERFACE

The following features characterize the memory and I/O interfaces:

- Both memory and input/output may operate in a completely asynchronous fashion. Consequently, devices operating at any speed up to the maximum data transfer rate may be connected without buffering. External latching of data from these interfaces is not required.
- Data paths are driven with tri-state buffers, allowing multiprocessor and Direct Memory Access (DMA) configurations to be designed.
- Eight-bit data paths communicate data in parallel.
- One- and two-byte I/O instructions provide maximum flexibility and efficiency when interfacing with I/O devices.




Figure 3. PIN CONFIGURATION

PIN CONFIGURATION AND INTERFACE SIGNAL DEFINITION

Refer to Figure 3 for the 2650 pin configuration. Signals are defined as follows:

ADR0-ADR12	 The low order 13 bits of address for memory access are on these pins. ADR0-ADR7 are also used in two-byte I/O instructions. These outputs are tri-state buffers con- trolled by ADREN.
ADR13-E/NE	— This multiplexed output signal delivers the ADR13 address bit when M/IO is in the M phase or discriminates between Extended and Non-Extended I/O instructions when M/IO is in the I/O phase.
ADR14-D/C	— Address 14 or Data/Control is a multiplexed output signal. This pin delivers the ADR14 address bit when M/IO is in the M phase or discriminates between Data and Control I/O instructions when M/IO is in the I/O phase.
ADREN	 Address Bus Enable is an input providing the external control for the ADR0-ADR12 tri-state buffer drivers.
DBUS0-DBUS7	 This is the 8-bit, bidirectional tri-state bus over which most data is communicated into or out of the processor.
DBUSEN	 Data Bus Enable is an input that controls the tri-state buffer drivers for DBUS0 to DBUS7.
OPREQ	 Operation Request is an output signal that informs external devices that the information on other output pins is valid.

OPACK	 Operation Acknowledge is an input which is used by external devices to end an I/O or memory signaling sequence.
M/IO	 Memory/Input-Output. This output informs external devices whether Memory or Input/Output functions are being performed.
R/W	 This output signal describes an I/O or memory operation as Read or Write, and defines whether the bidirectional DBUS is transmitting or receiving.
WRP	 This Write Pulse is generated during write sequences and may be used to strobe memory or I/O devices.
SENSE	 Is an input, independent of the other I/O signals, that provides a direct input to the processor.
FLAG	 This pin provides a direct output signal that is completely independent of the other I/O signals.
INTREQ	 Interrupt Request. This input is used by external devices to force the processor into the Interrupt sequence.
INTACK	 Interrupt Acknowledge is the signal used by the pro- cessor to inform external devices that it has entered an interrupt sequence.
PAUSE	 Pause is used to temporarily stop the processor at the end of the current instruction. It may stop processing for an indefinite length of time and is available to use for DMA (Direct Memory Access).
RUN/WAIT	 Informs external circuits as to the Run/Wait status of the 2650 processor.
RESET	 Is an input used to cause the 2650 to begin processing from a known state.
CLOCK	 This is the only clock input to the processor. It accepts standard TTL levels.
VCC	-+5V power.
GND	- The logic and power supply ground for the processor.

2650 TIMING

The clock input to the 2650 provides the basic timing information that the processor uses for all its internal and external operations. The clock rate determines the instruction execution time, except to the extent that external memories and devices slow the processor down. The maximum clock rate of the standard 2650 is 1.25 Megacycles (one clock period is 800ns minimum). One unique feature of the 2650 is that the clock frequency may be slowed down to DC, allowing complete timing flexibility for interfacing. This feature permits single stepping the clock which can greatly simplify system checkout. It also provides an easy method to halt the processor. Each 2650 cycle is comprised of three clock periods. Direct instructions require either 2, 3, or 4 processor cycles for execution and, therefore, vary from 4.8 to 9.6μ s in duration.

A timing diagram for a memory read cycle is shown in Figure 4. OPREQ (Operation Request) is the master control signal that coordinates all operations external to the processor. When true, OPREQ indicates that other output signals are valid. During a memory read cycle M/IO is in the M (Memory) state and R/W is in the R (Read) state. The address lines and the control lines become valid before OPREQ rises. The data to be read may be returned anytime after OPREQ becomes valid. An OPACK (Operation Acknowledge) should accompany the read data from the memory. The Data and OPACK signals should remain valid for 50 ns after OPREQ falls.

INPUT/OUTPUT INTERFACE

The 2650 microprocessor has a set of versatile I/O instructions and can perform I/O operations in a variety of ways. One- and two-byte I/O instructions are provided, as well as a special single-bit I/O facility. The I/O modes provided by the 2650 are designated as Data, Control, and Extended I/O.

Data or Control I/O instructions are one byte long. Any general purpose register can be used as the source or destination. A special control line indicates if either a Data or Control instruction is being executed. Extended I/O is a two-byte read or write instruction. Execution of an extended I/O instruction will cause an 8-bit address, taken from the second byte of the instruction, to be placed on the low order eight address lines. The data, which can originate or terminate with any general purpose register, is placed on the data bus. This type of I/O can be used to simultaneously select a device and send data to it.

Memory reference instructions that address data outside of physical memory may also be used for I/O operations. When an instruction is executed, the address may be decoded by the I/O device rather than memory.

MEMORY INTERFACE

The memory interface consists of the address bus, the 8-bit data bus and several signals that operate in an interlocked or handshaking mode.

The Write Pulse signal is designed to be used as a memory strobe signal for any memory type. It has been particularly optimized to be used as the Chip Enable or Read/Write signal for the Signetics 2602 and 2606 RAMs.

INTERFACING - A MINIMAL SYSTEM EXAMPLE

The 2650 has been designed for low cost, easy interfacing, which is dramatically illustrated by a minimal system configuration shown in Figure 5. This system has a Teletype interface, 1024 bytes of ROM, and 256 bytes of RAM, yet requires only seven (7) standard integrated circuit packages. The ROM can contain a bootstrap loader and I/O driver programs for the Teletype. Other programs could reside in ROM or be read into RAM via the Teletype. An alternative to the 2608 N-Channel MOS ROM is the 82S115 Bipolar PROM which offers a 512 X 8 organization. Only one +5-volt power supply is required for this system. The advantages of conceptual simplicity and minimum system costs of the 2650 approach will be obvious to the system designer, particularly when compared to alternative microprocessor products.




Figure 4. MEMORY READ CYCLE TIMING

Figure 5. SEVEN PACKAGE MINIMAL SYSTEM

INSTRUCTION SET

It may be seen from examination of the 2650 instruction set that there are many powerful instructions which are all easily understood and are typical of larger computers. There are one-, two-, and three-byte instructions as a result of the multiplicity of addressing modes. See Table 2 for a complete listing and Figure 6 for instruction formats.

Automatic incrementing or decrementing of an index register is available in the arithmetic indexed instructions. All of the branch instructions except indexed branching can be conditional.

Register-to-register instructions are one byte; register-to-storage instructions are two or three bytes long. The two-byte register-to-memory instructions are either immediate or relative addressing types.

[MNEM	ONIC	OP CODE	FORMAT*	DESCRIPTION OF OPERATION	AFFECTS	CYCLES	
LOAD/STORE	LOD	Z I R A	000 000 000 001 000 010 000 011	1Z 21 2R 3A	Load Register Zero Load Immediate Load Relative Load Absolute	CC (Note 1) CC (Note 1) CC (Note 1) CC (Note 1)	2 2 3 4	
LOA	STR) Z R A	110 000 110 010 110 011	1Z 2R 3A	Store Register Zero (r≠0) Store Relative Store Absolute	CC (Note 1)	2 3 4	
ETIC	ADD	Z I R A	100 000 100 001 100 010 100 011	1Z 21 2R 3A	Add to Register Zero w/wo Carry Add Immediate w/wo Carry Add Relative w/wo Carry Add Absolute w/wo Carry	C, CC (Note 1), IDC, OVF C, CC (Note 1), IDC, OVF C, CC (Note 1), IDC, OVF C, CC (Note 1), IDC, OVF	2 2 3 4	
ARITHMETIC	SUB) Z I R A	101 000 101 001 101 010 101 011	1Z 2I 2R 3A	Subtract from Register Zero w/wo Borrow Subtract Immediate w/wo Borrow Subtract Relative w/wo Borrow Subtract Absolute w/wo Borrow	C, CC (Note 1), IDC, OVF C, CC (Note 1), IDC, OVF C, CC (Note 1), IDC, OVF C, CC (Note 1), IDC, OVF	2 2 3 4	
	DAR		100 101	1Z	Decimal Adjust Register	CC (Note 2)	3	
	AND) Z R A	010 000 010 001 010 010 010 011	1Z 2I 2R 3A	AND to Register Zero (r≠0) AND Immediate AND Relative AND Absolute	CC (Note 1) CC (Note 1) CC (Note 1) CC (Note 1)	2 2 3 4	
LOGICAL	IOR	∫ Z R A	011 000 011 001 011 010 011 011	1Z 2I 2R 3A	Inclusive OR to Register Zero Inclusive OR Immediate Inclusive OR Relative Inclusive OR Absolute	CC (Note 1) CC (Note 1) CC (Note 1) CC (Note 1)	2 2 3 4	
	EOR	} I R A	001 000 001 001 001 010 001 011	1Z 2I 2R 3A	Exclusive OR to Register Zero Exclusive OR Immediate Exclusive OR Relative Exclusive OR Absolute	CC (Note 1) CC (Note 1) CC (Note 1) CC (Note 1)	2 2 3 4	
COMPARE	СОМ) Z I R A	111 000 111 001 111 010 111 010 111 011	1Z 2I 2R 3A	Compare to Register Zero Arithmetic/Logical Compare Immediate Arithmetic/Logical Compare Relative Arithmetic/Logical Compare Absolute Arithmetic/Logical	CC (Note 3) CC (Note 4) CC (Note 4) CC (Note 4)	2 2 3 4	
ROTATE	RRR RRL		010 100 110 100	1Z 1Z	Rotate Register Right w/wo Carry Rotate Register Left w/wo Carry	C, CC, IDC, OVF C, CC, IDC, OVF	2 2	
ROT	вст	\ R	000 110	2R 3B	Branch On Condition True Relative Branch On Condition True Absolute		33	1
	BCF	A R A	100 110 100 111	2R 3B	Branch On Condition False Relative Branch On Condition False Absolute		333	
СН	BRN	} R A	010 110 010 111	2R 3B	Branch On Register Non-Zero Relative Branch On Register Non-Zero Absolute	-	33	
BRANCH	BIR	A R	110 110 110 111	2R 3B	Branch On Incrementing Register Relative Branch On Incrementing Register Absolute	-	3 3	
_	BDR	} R A	111 110 111 111	2R 3B	Branch On Decrementing Register Relative Branch On Decrementing Register Absolute		33	
	ZBRR		100 110 11	2ER	Zero Branch Relative, Unconditional	_	3	
	BXA		100 111 11	3EB	Branch Indexed Absolute, Unconditional (Note 5)	-	3	

TABLE 2. INSTRUCTION SET

				ТАВ	LE 2. INSTRUCTION SET (CONTINUE	D)	
	MNEM	ONIC	OP CODE	FORMAT*	DESCRIPTION OF OPERATION	AFFECTS	CYCLES
		∫ R	001 110	2R	Branch To Subroutine On Condition True,	SP	3
z	BST	(A	001 111	3B	Relative Branch To Subroutine On Condition True, Absolute	SP	3
TUR		∫R	101 110	2R	Branch To Subroutine On Condition False, Relative	SP	3
H/RE	BSF	(A	101 111	3B	Branch To Subroutine On Condition False, Absolute	SP	3
ANC		∫R	011 110	2R	Branch To Subroutine On Non-Zero Register, Relative	SP	3
SUBROUTINE BRANCH/RETURN	BSN) A	011 111	3B	Branch To Subroutine On Non-Zero Register, Absolute	SP	3
DUTI	ZBSR		101 110 11	2ER	Zero Branch To Subroutine Relative, Unconditional	SP	3
SUBR	BSXA		101 111 11	3EB	Branch To Subroutine, Indexed, Absolute Unconditional (Note 5)	SP	3
	RET	} C } E	000 101 001 101	1Z 1Z	Return From Subroutine, Conditional Return From Subroutine and Enable Interrupt, Conditional	SP SP, II	3 3
Ы	WRTD		111 100	1Z	Write Data	_	2
INPUT/OUTPUT	REDD		011 100	1Z	Read Data	CC (Note 1)	2
50	WRTC		101 100	1Z	Write Control	-	2
T/L	REDC		001 100	1Z	Read Control	CC (Note 1)	2
NPI	WRTE		110 101	21	Write Extended	-	3
-	REDE		010 101	21	Read Extended	CC (Note 1)	3
ن	HALT		010 000 00	1 E	Halt, Enter Wait State	-	2
MISC.	NOP		110 000 00	1 E	No Operation	-	2
~	TMI		111 101	21	Test Under Mask Immediate	CC (Note 6)	3
S	LPS	{U }L	100 100 10 100 100 11	1E 1E	Load Program Status, Upper Load Program Status, Lower	F, II, SP CC, IDC, RS, WC, OVF, COM, C	2 2
PROGRAM STATUS	SPS	}U L	000 100 10 000 100 11	1E 1E	Store Program Status, Upper Store Program Status, Lower	CC (Note 1) CC (Note 1)	2 2
RAM S	CPS	{U L	011 101 00 011 101 01	2EI 2EI	Clear Program Status, Upper, Masked Clear Program Status, Lower, Masked	F, II, SP CC, IDC, RS, WC, OVF, COM, C	3 3
PROG	PPS	{U }L	011 101 10 011 101 11	2EI 2EI	Preset Program Status, Upper, Masked Preset Program Status, Lower, Masked	F, II, SP CC, IDC, RS, WC, OVF, COM, C	3 3
_	TPS	}∪ L	101 101 00 101 101 01	2EI 2EI	Test Program Status, Upper, Masked Test Program Status, Lower, Masked	CC (Note 6) CC (Note 6)	3 3

*FORMAT CODE: The number indicates the number of bytes. The letter(s) indicate the format type(s). See Fig. 6. NOTES:

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative. 2. Condition code is set to a meaningless value. 3. Condition code (CC1, CC0): 01 if R0 > r, 00 if R0 = r, 10 if R0 < r.

4.

Condition code (CC1, CC0): 01 if positive, 00 if 2elo, 10 in legative. Condition code (CC1, CC0): 01 if R0 > r, 00 if R0 = r, 10 if R0 < r. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V. Index register must be register 3 or 3'. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits are 1s. 5. 6.

0

SPO

PSU 7

S

S Sense F Flag

6

F

II Interrupt Inhibit

5

П

4

Not

Used

3

Not

Used

2

SP2

SP2 Stack Pointer Two

SP1 Stack Pointer One

SP0 Stack Pointer Zero


1

SP1

PROGRAM STATUS WORD PSL

7	6	5	4	3	2	1	0		
CC1	CCO	IDC	RS	WC	OVF	сом	С		
CC1	Conditi	on Cod	e One	WC	C With	n/Witho	ut Carr	Y	
CC0	Conditi	on Cod	e Zero	OV	F Ove	rflow			
1000	Interdig	it Carry	Y	COM Logical/Arith. Compa					
IDC	RS Register Bank Select				C Carry/Borrow				

13





SUPPORT

DOCUMENTATION

The complete manual set is available in a durable 3-ring binder. The binder contains the Hardware Specifications, the Assembler Language Manual, the Software Simulator Manual, and a section called System Application Notes. Our update service provides customers with new application notes and updates-to the manual set.

The Hardware Specification Manual includes a detailed description of the instruction set, the pin-outs, the AC and DC electrical characteristics, the Input/Output and memory interface signals with timing diagrams, the internal processor organization, and other useful information.

The Assembler Language Manual describes how to write programs in the 2650 symbolic assembly language, the pseudo-ops, and how to assemble a 2650 program. Additional information is presented on how to use the assembler program, how to interpret the output listings and how to load object modules.

The Simulator Manual describes the nature of the simulation program, how to write simulation commands and how to interpret the simulation output.

System Application Notes are included to help the user design with the 2650 processor. These notes present detailed technical information on various subjects of interest and apply to either programming, hardware configuration, or system concepts. This section will continue to grow.

Examples of Application Notes are:

- Serial I/O for the 2650
- Memory Interfaces
- How to use the Decimal Adjust instruction

SOFTWARE SUPPORT

Signetics-developed software is available to both the batch processing user and the timesharing user. The Batch Assembler and Batch Simulator are written in standard FORTRAN and may be compiled and executed on most medium to large scale computer systems. Because of the modular design used, it is expected that many minicomputer users will also be able to utilize these programs. The main features of the programs are listed in Tables 3 and 4.

Signetics has also made the Batch Assembler, Batch Simulator and Interactive Simulator available on several international timesharing networks for those customers who wish to run these programs using a timesharing service.

When a customer chooses to follow the timesharing approach, he can also make use of the interactive version of the 2650 Simulator. With the Inter-

TABLE 4. SIMULATOR FEATURES

Cycle Counter for timing estimates Instruction fetch break points Operand fetch break points Trace facilities Snapshot dumps Patching facility Statistical information generated Easy-to-use command language Optionally selected start and end addresses Dynamic changes of simulated registers Optionally simulates ROM-RAM environment

• I/O Device Selection Methods

• A Minimal System Configuration

TABLE 3. ASSEMBLER FEATURES

- 2-Pass Assembler
- Diagnostic error messages
- Symbolic addressing including forward references
- Constant generation
- Pseudo-ops to aid programming
- Free format source code

active Simulator the software designer can utilize his timesharing terminal to dynamically alter his program and effectively reduce his program development time.

The Signetics 2650 Symbolic Assembly Language has been modeled after other assembly languages; because of this, the assembler is easy to learn and to use.

The Simulator programs are designed to aid the user in testing and correcting his programs. This approach is an alternative to dedicating hardware development tools to one or two programmers or designers for program development. The Simulator allows users to simulate the execution of programs without utilizing a processor. The Simulator utilizes the object module produced by the Assembler as input, and through use of appropriate simulator commands, can display and/or alter the internal registers of the simulated 2650 processor and the simulated memory contents.

The programs are usually delivered delivered on IBM compatible magnetic tape "mini-reels". All programs are in FORTRAN source code as card image records.

A growing Program Library is available to Signetics microprocessor users. We encourage users to submit all non-proprietary programs to Signetics to add to the program library so that we may make them available to other users.

PROTOTYPING HARDWARE

PROTOTYPING CARD

In order to develop a product using the Signetics 2650 microprocessor, both hardware and software must be designed. Recognizing that the basic needs of many of our customers for prototyping systems will be similar, Signetics has designed a prototyping card containing a basic microcomputer system. This card provides a starting point for the development of hardware interfaces while simultaneously providing a tool for software checkout.

The first Signetics prototyping card consists of a 2650 processor, ROM memory containing a loader and editor, RAM memory for program storage before committing to PROM or ROM, a TTY interface for easy access, a crystal-controlled clock and two input and output ports (8 bits each).

SYSTEM COMPATIBLE FAMILIES

The 2650 has been designed to interface directly with industry standard logic and memory families, particularly 7400 and 74LS00 logic families, TTL compatible 5V NMOS memories (Signetics' 2600 series) and bipolar memories (Signetics' 8200 and 82S00 series). Many interface circuits in the 8T00 family are particularly useful for constructing interfaces in 2650 systems.

Other logic families including 8200 TTL, 82S00 STTL and 4000 CMOS are compatible with the 2650. See Table 5.

TABLE 5. SYSTEM COMPATIBLE FAMILIES

Logic	7400, 8200	-	TTL
	74LS00	-	TTL-LS
	82S00	-	STTL
	4000	_	CMOS
Memory	2500	_	PMOS
	2600	-	NMOS
	7400, 8200	-	Bipolar TTL
	82S00		Bipolar STTL
Interface	8700	-	TTL, STTL

CHAPTER II

2650 HARDWARE

FEATURES

GENERAL PURPOSE PROCESSOR SINGLE CHIP FIXED INSTRUCTION SET PARALLEL 8-BIT BINARY OPERATIONS 40 PIN DUAL IN-LINE PACKAGE

N-CHANNEL SILICON GATE MOS TECHNOLOGY TTL COMPATIBLE INPUTS AND OUTPUTS SINGLE POWER SUPPLY OF +5 VOLTS SEVEN GENERAL PURPOSE REGISTERS RETURN ADDRESS STACK, 8 DEEP, ON CHIP

32K BYTE ADDRESSING RANGE SEPARATE ADDRESS AND DATA LINES VARIABLE LENGTH INSTRUCTIONS OF 1, 2, OR 3 BYTES 75 INSTRUCTIONS MACHINE CYCLE TIME OF 2.4μ sec AT CLOCK FREQUENCY OF 1.25 MHz

DIRECT INSTRUCTIONS TAKE 2, 3 or 4 CYCLES SINGLE PHASE TTL LEVEL CLOCK INPUT STATIC LOGIC TRI-STATE OUTPUT BUSSES REGISTER, IMMEDIATE, RELATIVE, ABSOLUTE INDIRECT, AND INDEXED ADDRESSING MODES VECTOR INTERRUPT FORMAT

INTRODUCTION

GENERAL FEATURES

The 2650 processor is a general purpose, single chip, fixed instruction set, parallel 8-bit binary processor. A general purpose processor can perform any data manipulations through execution of a stored sequence of machine instructions. The processor has been designed to closely resemble conventional binary computers, but executes variable length instructions of one to three bytes in length. BCD Arithmetic is made possible through use of a special "DAR" machine instruction.

The 2650 is manufactured using Signetics' N-channel silicon gate MOS technology. N-channel provides high carrier mobility for increased speed and also allows the use of a single 5 volt power supply. Silicon gate provides for better density and speed. Standard 40 pin dual in-line packages are used for the processor.

The 2650 contains a total of seven general purpose registers, each eight bits long. They may be used as source or destination for arithmetic operations, as index registers, and for I/O transfers.

The processor can address up to 32,768 bytes of memory in four pages of 8,192 bytes each. The processor instructions are one, two, or three bytes long, depending on the instruction. Variable length instructions tend to conserve memory space since a one-or two-byte instruction may often be used rather than a three byte instruction. The first byte of each instruction always specifies the operation to be performed and the addressing mode to be used. Most instructions use six of the first eight bits for this purpose, with the remaining two bits forming the register field. Some instructions use the full eight bits as an operation code.

The most complex direct instruction is three bytes long and takes 9.6 microseconds to execute. This figure assumes that the processor is running at its maximum clock rate, and has an associated memory with cycle and access times of one microsecond or less. The fastest instruction executes in 4.8 microseconds.

The clock input to the processor is a single phase pulse train and uses only one interface pin. It requires a normal TTL voltage swing, so no special clock driver is required.

The Data Bus and Address signals are tri-state to provide convenience in system design. Memory and I/O interface signals are asynchronous so that Direct Memory Access (DMA) and multiprocessor operations are easy to implement.

The 2650 has a versatile set of addressing modes used for locating operands for operations. They are described in detail in the INSTRUCTIONS section of this manual.

The interrupt mechanism is implemented as a single level, address vectoring type. Address vectoring means that an interrupting device can force the processor to execute code at a device determined location in memory. The interrupt mechanism is described in detail in the FEATURES section of this manual.

APPLICATIONS

The ability of the semi-conductor industry to manufacture complete general purpose processors on single chips represents a significant technological advance which should prove to be of great benefit to digital systems manufacturers. In terms of chip size and density of transistors, the processors are simply extensions of the continually evolving MOS technology. But in terms of function provided, a significant threshold has been crossed.

By allowing designers to convert from hardware logic to programmed logic, the integrated processor provides several important advantages.

- 1. Logic functions may be implemented in memory bits instead of logic gates. The user then has greater access to the advantages of memory circuits. Memories use patterned circuitry and thus provide greater density and therefore greater economy.
- 2. Random logic implementations of complex functions are highly specialized and cannot be used in other applications. They are not often used in large volume. Programmed logic, on the other hand, relies on general purpose processor and memory circuits that are used in many applications. Thus, economies of volume are available for both the user and the manufacturer.
- 3. Because the functional specialization resides in the user's program rather than the hardware logic, changes, corrections and additions can be much easier to make and can be accomplished in a much shorter time.
- 4. With the programmed logic approach it is often possible to add new features and create new products simply by writing new programs.
- 5. The design cycle of a system using programmed logic can be significantly shorter than a similar system that attempts to use custom random logic. The debugging cycle is also greatly compressed.

A general purpose processor designed to implement programmed logic has many characteristics that allow it to do conventional computer operations as well. Many applications will specialize in programmed logic or in data processing, but some will take advantage of both areas. In a line printer application, for example, a processor can act primarily as a controller handling the housekeeping duties, control sequencing and data interfacing for the printer. It also might buffer the data or do some code conversions, but that is not its primary duty. On the other hand, in a text editing intelligent terminal, the processor is mainly concerned with data manipulation since it handles code translations, display paging, insertions, deletions, line justification, hyphenation, etc.

A point-of-sale type of terminal represents an application that combines both control and data processing activities for the processor. Coordinating the activities of the various devices and displays that make up the terminal is an important part of the job, as are the calculations that are essential to the operation of the machine.

INTERNAL ORGANIZATION

INTERNAL REGISTERS

The block diagram for the 2650 shows the major internal components and the data paths that interconnect them. In order for the processor to execute an instruction, it performs the following general steps:

- 1. The Instruction Address Register provides an address for memory.
- 2. The first byte of an instruction is fetched from memory and stored in the Instruction Register.
- 3. The Instruction Register is decoded to determine the type of instruction and the addressing mode.
- 4. If an operand from memory is required, the operand address is resolved and loaded into the Operand Address Register.
- 5. The operand is fetched from memory and the operation is executed.
- 6. The first byte of the next instruction is fetched.

The Instruction Register (IR) holds the first byte of each instruction and directs the subsequent operations required to execute each instruction. The IR contents are decoded and used in conjunction with the timing information to control the activation and sequencing of all the other elements on the chip. The Holding Register (HR) is used in some multiple-byte instructions to contain further instruction information and partial absolute addresses.


The Arithmetic Logic Unit (ALU) is used to perform all of the data manipulation operations, including Load, Store, Add, Subtract, And, Inclusive Or, Exclusive Or, Compare, Rotate, Increment and Decrement. It contains and controls the Carry bit, the Overflow bit, the Interdigit Carry and the Condition Code Register.

The Register Stack contains six registers that are organized into two banks of three registers each. The Register Select bit (RS) picks one of the two banks to be accessed by instructions. In order to accomodate the register-to-register instructions, register zero (RO) is outside the array. Thus, register zero is always available along with one set of three registers.

The Address Adder (AA) is used to increment the instruction address and to calculate relative and indexed addresses.

The Instruction Address Register (IAR) holds the address of the next instruction byte to be accessed. The Operand Address Register (OAR) stores operand addresses and sometimes contains intermediate results during effective address calculations.

The Return Address Stack (RAS) is an eight level, Last In, First Out (LIFO) storage which receives the return address whenever a Branch-to-Subroutine instruction is executed. When a Return instruction is executed, the RAS provides the last return address for the processor's IAR. The stack contains eight levels of storage so that subroutines may be nested up to eight levels deep. The Stack Pointer (SP) is a three bit wraparound counter that indicates the next available level in the stack. It always points to the current address.





PROGRAM STATUS WORD

The Program Status Word (PSW) is a special purpose register within the processor that contains status and control bits. It is 16 bits long and is divided into two bytes called the Program Status Upper (PSU) and the Program Status Lower (PSL).

The PSW bits may be tested, loaded, stored, preset or cleared using the instructions which effect the PSW. The sense bit, however, cannot be set or cleared because it is directly connected to pin #1.

	0		
н	S	L	

7	6	5	4	3	2	1	0
S	F	II	Not Used	Not Used	SP2	SP1	SPO

- S Sense
- F Flag

II Interrupt Inhibit

- SP2 Stack Pointer Two
- SP1 Stack Pointer One
- SP0 Stack Pointer Zero

PSL

7	6	5	4	3	2	1	0
CC1	CC0	IDC	RS	WC	OVF	СОМ	С

CC1 Condition Code One

CC0 Condition Code Zero

IDC Interdigit Carry

- RS Register Bank Select
- WC With/Without Carry OVF Overflow

OVF Overfl COM Logica

COM Logical/Arithmetic Compare C Carry/Borrow

SENSE (S)

The Sense bit in the PSU reflects the logic state of the sense input to the processor at pin #1. The sense bit is not affected by the LPSU, PPSU, or CPSU instructions. When the PSU is tested (TPSU) or stored into register zero (SPSU), bit #7 reflects the state of the sense pin at the time of the instruction execution.

FLAG (F)

The Flag bit is a simple latch that drives the Flag output (pin #40) on the processor.

INTERRUPT INHIBIT (II)

When the Interrupt Inhibit (II) bit is set, the processor will not recognize an incoming interrupt. When interrupts are enabled (II=0), and an interrupt signal occurs, the inhibit bit in the PSU is then automatically set. When a Return-and-Enable instruction is executed, the inhibit bit is automatically cleared.

STACK POINTER (SP)

The three Stack Pointer bits are used to address locations in the Return Address Stack (RAS). The SP designates the stack level which contains the current return address. The three SP bits are organized as a binary counter which is automatically incremented with execution of Branch-to-Subroutine instructions, and decremented with execution of Return instructions.

CONDITION CODE (CC)

The Condition Code is a two bit register which is set by the processor whenever a general purpose register is loaded or modified by the execution of an instruction. Additionally, the CC is set to reflect the relative value of two bytes whenever a compare instruction is executed.

The following table indicates the setting of the Condition Code whenever data is set into a general purpose register. The data byte is interpreted as an 8bit, two's complement number.

Register Contents	CC1	CC0
Positive	0	1
Zero	0	0
Negative	1	0

For compare instructions the following table summarizes the setting of the CC. The data is compared as two 8-bit absolute numbers if bit #1, the COM bit, of the Program Status Lower byte is set to indicate "logical" compare (COM=1). If the COM bit indicates "arithmetic" (COM=0), the comparison instructions interpret the data bytes as two 8-bit two's complement binary numbers.

Register to Storage Compare Instruction	Register to Register Compare Instruction	CC1	CCO
Reg X Greater Than Storage	Reg 0 Greater Than Reg X	0	1
Reg X Equal to Storage	Reg 0 Equal to Reg X	0	0
Reg X Less Than Storage	Reg 0 Less Than Reg X	1	0

The CC is never set to 11 by normal processor operations, but it may be explicitly set to 11 through LPSL or PPSL instruction execution.

INTERDIGIT CARRY (DC)

For BCD arithmetic operations it is sometimes essential to know if there was a carry from bit #3 to bit #4 during the execution of an arithmetic instruction.

The IDC reflects the value of the Interdigit Carry from the previous add or subtract instruction. After any add or subtract instruction execution, the IDC contains the carry or borrow out of bit #3.

The IDC is also set upon execution of Rotate instructions when the WC bit in the PSW is set. The IDC will reflect the same information as bit #5 of the operand register after the rotate is executed. See Figure 8.

REGISTER SELECT (RS)

There are two banks of general purpose registers with three registers in each bank. The register select bit is used to specify which set of three general purpose registers will be currently used. Register zero is common and is always available to the program. An individual instruction may address only four registers, but the bank select feature effectively expands the available on-chip registers to seven. When the Register Select Bit is "0", registers 1, 2, & 3 in register bank #0 will be accessable, and when the bit is "1", registers 1, 2, & 3 in register bank #1 will be accessable.

WITH/WITHOUT CARRY(WC)

This bit controls the execution of the add, the subtract and the rotate instructions.


Whenever an add or a subtract instruction executes, the following bits are either set or cleared: Carry/Borrow (C), Overflow (OVF), and Interdigit Carry (IDC). These bits are set or reset without regard to the value of the WC bit. However, when WC=1, the final value of the carry bit affects the result of an add or a subtract instruction, i.e., the carry bit is either added (add instruction) or subtracted (subtract instruction) from the ALU.

Whenever a rotate instruction executes with WC=0, only the eight bits of the rotated register are affected. However, when WC=1, the following bits are also affected: Carry/Borrow (C), Overflow (OVF) and Interdigit Carry (IDC). The carry/borrow bit is combined with the 8-bit register to make a nine-bit rotate (see Figure 8). The overflow bit is set whenever the sign bit (bit 7) of the rotated register changes its value, i.e., from a zero (0) to a one (1) or from a one (1) to a zero (0). The interdigit carry bit is set to the new value of bit 5 of the rotated register.

OVERFLOW (OVF)

The overflow bit is set during add or subtract instruction executions whenever the two initial operands have the same sign but the result has a different sign. Operands with different signs cannot cause overflow. Example: A binary +124 (01111100) added to a binary +64 (01000000) produces a result of (10111100) which is interpreted in two's complement form as a -68. The true answer would be 188, but that answer cannot be contained in the set of 8-bit, two's complement numbers used by the processor, so the OVF bit is set.

Rotate instructions also cause OVF to be set whenever the sign of the rotated byte changes.



COMPARE (COM)

The compare control bit determines the type of comparison that is executed with the Compare instructions. Either logical or arithmetic comparisons may be made. The arithmetic compare assumes that the comparison is between 8-bit, two's complement numbers. The logical compare assumes that the comparison is between 8-bit positive binary numbers. When COM is set to 1, the comparisons will be logical, and when COM is set to 0, the comparisons will be arithmetic. See Condition Code (CC).

CARRY (C)

The Carry bit is set by the execution of any add or subtract instruction that results in a carry or borrow out of the high order bit of the ALU. The carry bit is set to 1 by an add instruction that generates a carry, and a subtract instruction that does *not* generate a borrow. Inversely, an add that does not generate a carry causes the C bit to be cleared, and a subtract instruction that generates a borrow also clears the carry bit.

Even though a borrow is indicated by a zero in the Carry bit, the processor will correctly interpret the zero during subtract with borrow operations as in the following table.

Low Order bit Minuend	Low Order bit Subtrahend	Carry bit Borrow bit	Low Order Bit Result
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

The carry bit may also be set or cleared by rotate instructions as described earlier under "With/Without Carry".

To perform an Add with Carry or a Subtract with Borrow, the WC bit must be set.

MEMORY ORGANIZATION

The 2650 has a maximum memory addressing capability of 0_{10} – $32,767_{10}$ locations. As may be seen in the INSTRUCTIONS section of this manual, most direct addressing instructions have thirteen bits allocated for the direct address. Since thirteen bits can only address locations 0_{10} – $8,191_{10}$, a paging system was implemented to accomodate the entire address range.

The memory may be thought of as being divided into four pages of 8,192 bytes each. The addresses in each page range as in the following chart:

	START ADDRESS	END ADDRESS	
page O	000000000000000000000000000000000000000	00111111111111111	0 ₁₀ —8191 ₁₀
page 1	010000000000000	01111111111111111	8192 ₁₀ —16,383 ₁₀
page 2	1000000000000000	1011111111111111	16,384 ₁₀ —24,575 ₁₀
page 3	110000000000000	111111111111111111	24,576 ₁₀ —32,767 ₁₀

The low order 13-bits in every page range through the same set of numbers. These 13-bits are the same 13-bits addressed by non-branch instructions and are also the same 13-bits which are brought out of the 2650 on the address lines ADR0 - ADR12.

The high order two bits of the 15-bit address are known as the page bits. The page bits when examined by themselves also represent, in binary, the number of the memory page. Thus, the address <u>010000001101101</u> is known as address location 109_{10} in page 1. The page bits, corresponding to ADR13 and ADR14 are brought out of the 2650 on pins 19 & 18. These bits may be used for memory access when more than 8,192 bytes of memory are connected.

There are no instructions to explicitly set the page bits. They may be set through execution of direct or indirect, branch or branch-to-subroutine instructions. It may be seen that these instructions (see INSTRUCTION Section) have 15-bits allocated for address and when such an instruction is executed, the two high order address bits are set into the page bit latches in the 2650 processor and will appear on ADR13 and ADR14 during memory accesses until they are specifically changed.

For memory access from non-branch instructions, the 13-bit direct address will address the corresponding location within the current page only. However, the non-branch memory access instruction may access any byte in any page through indirect addressing which provides the full 15-bit address. In the case of non-branch instructions, the page bits are only temporarily changed to correspond to the high order two bits of the 15-bit indirect address used to fetch the argument byte. Immediately after the memory access, ADR13 & ADR14 will revert to their previous value. The consequences of this page address system may be summarized by the following statements.

- 1. The RESET signal clears both page latches, i.e., ADR13 & ADR14 are cleared to zero.
- 2. All non-branch, direct memory access instructions address memory within the current page.
- 3. All non-branch, memory access instructions may access any byte of addressable memory through use of indirect addressing which temporarily changes the page bits for the argument access, but which revert back to their previous state immediately following instruction execution.
- 4. All direct and indirect addressing branch instructions set the page bits to correspond to the high order two bits of the 15 bit address.
- 5. Programs may not flow across page boundaries, they must branch to set the page bits.
- 6. Interrupts always drive the processor to page zero.

INTERFACE

SIGNALS

RESET

The RESET signal is used to cause the 2650 to begin processing from a known state. RESET will normally be used to initialize the processor after power-up or to restart a program. RESET clears the Interrupt Inhibit control bit, clears the internal interrupt-waiting signal, and initializes the IAR to zero. RESET is normally low during program execution, and must be driven high to activate the RESET function. The leading and trailing edges may be asynchronous with respect to the clock. The RESET signal must be at least three clock periods long. If RESET alone is used to initiate processing, the first instruction will be fetched from memory location page zero byte zero after the RESET signal is removed. Any instruction may be programmed for this location including a Branch to some program located elsewhere.

Processing can also be initiated by combining an interrupt with a reset. In this case, the first instruction to be executed will be at the interrupt address.

CLOCK

The clock signal is a positive-going pulse train that determines the instruction execution rate. Three clock periods comprise a processor cycle. Direct instructions are 2, 3, or 4 processor cycles long, depending on the specific type of instruction. Indirect addressing adds two processor cycles to the direct instruction times.

PAUSE

The PAUSE input provides a means for temporarily stopping the execution of a program. When \overrightarrow{PAUSE} is driven low, the 2650 finishes the instruction in progress and then enters the WAIT state. When \overrightarrow{PAUSE} goes high, program execution continues with the next instruction. If \overrightarrow{PAUSE} is turned on then off again before the last cycle of the current instruction begins, program execution continues without pause. If both \overrightarrow{PAUSE} and \overrightarrow{INTREQ} occur prior to the last cycle of the current instruction, the interrupt will be recognized, and an INTACK will be generated immediately following release of the \overrightarrow{PAUSE} . The next instruction to be executed will be a ZBSR to service the interrupt.

If an $\overline{\text{INTREQ}}$ occurs while the 2650 is in a WAIT state due to a $\overline{\text{PAUSE}}$, the interrupt will be acknowledged and serviced after the execution of the next normal instruction following release of the $\overline{\text{PAUSE}}$.

INTREQ

The Interrupt Request input (normally high) is a means for external devices to change the flow of program execution. When the processor recognizes an INTREQ, i.e., INTREQ is driven low, it finishes the instruction in progress, inserts a ZBSR instruction into the IR, turns on the Interrupt Inhibit bit in the PSU, and then responds with INTACK and OPREQ signals. Upon receipt of INTACK, the interrupting device may raise the INTREQ line and present a data byte to the processor on the DBUS. The required byte takes the same form as the second byte of a ZBSR instruction. Thus, the interrupt initiated Branch-to-Subroutine instruction may have a relative target address anywhere within the first or last 64 bytes of memory page 0. If indirect addressing is specified, a branch to any location in addressable memory is possible.

For devices that do not need the flexibility of the multiple target addresses, a byte of eight zeroes may be presented and will cause a direct subroutine branch to memory location zero in page zero. The relative address presented by the interrupting device is handled with a normal I/O read sequence using the usual interface control signals. The addition of the INTACK signal distinguishes the interrupt address operation from other operations that may take place as part of the execution of the interrupted instruction. At the same time that it acknowledges the INTREQ, the processor automatically sets the bit that inhibits recognition of further interrupts. The Interrupt Inhibit bit may be cleared anytime during the interrupt service routine, or a Return-and-Enable instruction may be used to enable interrupts upon leaving the routine. If an INTREQ is waiting when the Interrupt Inhibit bit is cleared, it will be recognized and processed immediately without the execution of an intervening instruction.

OPACK

The Operation Acknowledge signal is a reply from external memory or I/O devices as a response to the Operation Request signal from the processor. OPREQ is used to initiate an external operation. The affected external device indicates to the processor that the operation is complete by turning on the OPACK signal. This procedure allows asynchronous functioning of external devices.

If a Memory operation is initiated by the processor, the memory system will provide an OPACK when the requested memory data is valid on the Data Bus. If an I/O operation is initiated by the processor, the addressed I/Odevice may respond with an OPACK as soon as the write data is accepted from the Data Bus, or after the read operation is completed. However, in order to avoid slowing down the processor when using memories or I/0 devices that are just fast enough to keep the processor operating at full speed the OPACK signal must be returned before the external operation is completed. Any OPACK that is returned within 600 nsec. following an OPREQ will not delay the processor. Data from a read operation can return up to 1000 nsec. after an OPREQ is sent and still be accepted by the processor without causing delays. If all devices will always respond within these time limits, the OPACK line may be permanently connected in the ON (low) state. Whenever an \overrightarrow{OPACK} is not available within that time, the processor will delay instruction execution until the first clock following receipt of the OPACK. All output line conditions remain unchanged during the delay and the processor does not enter the WAIT state. OPACK is true in the low state and false in the high state.

SENSE

The SENSE line provides an input line to the 2650 that is independent of the normal I/0 Bus structures. The SENSE signal is connected directly to one of the bits in the Program Status Word. It may be stored or tested by an executing program. When a store (SPSU) or test (TPSU) instruction is executed, the SENSE line is sampled during the last cycle of the instruction.

Through proper programming techniques the SENSE signal may be used to implement a direct serial data input channel, or it may be used to present any bit of information that the designer chooses.

The SENSE input and FLAG output facilities provide the simplest method of communicating data in or out of the 2650 Processor as neither address decoding nor synchronization with other processor signals is necessary.

ADREN

The Address Enable signal allows external control of the tri-state address outputs (ADR0-ADR12). When ADREN is driven high, the address lines are switched to their third state and show a high output impedance. This feature allows wired-OR connections with other signals. The ADR13 and ADR14 lines which are multiplexed with other signals are not affected by this signal.

When a system is not designed to utilize the feature, the ADREN input may be connected permanently to a low signal source.

DBUSEN

The Data Bus Enable signal allows external control of the tri-state Data Bus output drivers. When DBUSEN is driven high, the Data Bus will exhibit a high output impedance. This allows wired-OR connection with other signals.

When a system is not designed to utilize this feature, the $\overline{\text{DBUSEN}}$ input may be permanently connected to a low signal source.

DBUS

The Data Bus signals form an 8-bit bi-directional data path in and out of the processor. Memory and I/0 operations use the Data Bus to transfer the write or read data to or from memory.

The direction of the data flow on the Data Bus is indicated by the state of the \overline{R}/W line. For Write operations, the output buffers in the processor output data to the bus for use by memory or by external devices. For Read operations, the buffers are disabled and the data condition of the bus is sensed by the processor. The output buffers may also be disabled by the \overline{DBUSEN} signal.

The signals on the data bus are true signals, i.e., a one is a high level and a zero is low.

ADR

The Address signals form a 15 bit path out of the processor, and are used primarily to supply memory addresses during memory operations. The addresses remain valid as long as OPREQ is on so that no external address register is required. For extended I/O operations, the low order eight bits of the ADR lines are used to output the immediate byte of the instruction which typically is interpreted as a device address.

The 13 low order lines of the address are used only for address information. The two high order address lines are multiplexed with I/O control information. During memory operations, the lines serve as memory addresses. During I/O operations they serve as the D/\overline{C} and E/\overline{NE} control lines. Demultiplexing is accomplished through use of the Memory/ \overline{IO} Control line.

The line ADR0 carries the low order address bit, and ADR12 carries the high order address bit. The output drivers may be disabled by the $\overline{\text{ADREN}}$ signal.

The signals on the address bus are true, i.e., a one is a high level and a zero is low.

OPREQ

The Operation Request output is the coordinating signal for all external operations. The M/\overline{IO} , \overline{R}/W , E/\overline{NE} , D/\overline{C} and INTACK lines are operation control signals that describe the nature of the external operation when the OPREQ line is true. The DBUS and ADR bus also should not be considered

valid except when OPREQ is in the high, or on state.

No output signals from the processor will change as long as OPREQ is on, with the exception of WRP. OPREQ will stay on until the external operation is complete, as indicated by the OPACK input. The processor delays all internal activity following an OPREQ until the OPACK signal is received.

INTACK

The Interrupt Acknowledge signal is used by the processor to respond to an external interrupt. When an $\overline{\text{INTREQ}}$ is received, the current instruction is completed before the interrupt is serviced. When the processor is ready to accept the interrupt it sets the INTACK to the high, or on, state along with OPREQ. The interrupting device then presents a relative address byte to the DBUS and responds with an $\overline{\text{OPACK}}$ signal. $\overline{\text{INTREQ}}$ may be turned off anytime following INTACK. INTACK will fall after the processor receives the $\overline{\text{OPACK}}$ signal.

M/IO

The Memory/ \overline{IO} output is one of the operation control signals that defines external operations. M/ \overline{IO} indicates whether an operation is memory or I/O and should be used to gate Read or Write signals between memory or I/O devices.

The state of M/\overline{IO} will not change while OPREQ is high.

The high state corresponds to Memory operation, and the low state corresponds to an I/O operation.

R/W

The Read/Write output is one of the operation control signals that defines external operations. \overline{R}/W indicates whether an operation is *Read* or *Write*. It controls the nature of the external operation and indicates in which direction the DBUS is pointing. \overline{R}/W should not be considered valid until OPREQ is on and the state of the \overline{R}/W line does not change as long as OPREQ is on.

The high state corresponds to the Write operation, and the low state corresponds to the Read operation.

D/\overline{C}

The Data/Control Output is an I/O signal which is used to discriminate between the execution of the two types of one byte I/O instructions. There are four one byte I/O instructions; WRTC, WRTD, REDC, REDD. When Read Control or Write Control is executed, the D/ \overline{C} line takes on the low state which indicates Control (\overline{C}). When Read Data or Write Data is executed, the D/ \overline{C} line takes on the high state, indicating Data (D).

D/C should not be considered valid until (a) OPREQ is on and (b) M/\overline{IO} indicates an I/O operation and (c) E/\overline{NE} indicates a non-extended (one byte) operation. D/\overline{C} is multiplexed with a high order address line. When the M/\overline{IO} line is in the I/O state, the ADR14-D/ \overline{C} line should be interpreted as "D/ \overline{C} ". (When the M/\overline{IO} line is in the M state, the ADR14-D/ \overline{C} line should be interpreted as memory address line #14.)

E/NE

The Extended/Non-Extended output is the operation control signal that is used to discriminate between two byte and one byte I/O operations. Thus, E/\overline{NE} indicates the presence or absence of valid information on the eight low order address lines during I/O operations.

 E/\overline{NE} should not be considered valid until (a) OPREQ is on and (b) M/\overline{IO} indicates an I/O operation. E/\overline{NE} is multiplexed with a high order address line. When the M/\overline{IO} line is in the I/O state, the ADR13- E/\overline{NE} line should be interpreted as " E/\overline{NE} ". (When the M/\overline{IO} line is in the M state, the ADR13- E/\overline{NE} line should be interpreted as memory address bit #13.)

There are six I/O instructions; REDE, WRTE, REDC, REDD, WRTC, WRTD. When either of the two byte I/O instructions is executed (REDE, WRTE), the E/NE line takes on the high state or "Extended" indication. When any of the one byte I/O instructions is executed, the line takes on the low state or "non-extended" indication.

RUN/WAIT

The RUN/ $\overline{\text{WAIT}}$ output signal indicates the Run/Wait Status of the processor. The WAIT state may be entered by executing a HALT instruction or by turning on the $\overline{\text{PAUSE}}$ input. At any other time the processor will be in a RUN state.

When the processor is executing instructions, the line is in the high or RUN state; when in the WAIT state, the line is held low.

The HALT initiated WAIT condition can be changed to RUN by a RE-SET or an interrupt. The \overline{PAUSE} initiated WAIT condition can be changed to RUN by removing the \overline{PAUSE} input.

If a RESET occurs during a \overline{PAUSE} initiated WAIT state and the \overline{PAUSE} remains low; the processor will be reset, fetch one instruction from page zero byte zero and return to the WAIT state. When the \overline{PAUSE} is eventually removed, the previously fetched instruction will be executed.

FLAG

The FLAG output indicates the state of the Flag bit in the PSW. Any change in the Flag bit is reflected by a change in the FLAG output. A one bit in the Flag will give a high level on the FLAG output pin. The LPSU, PPSU, and CPSU instructions can change the state of the Flag bit. The FLAG output is always a valid indication of the state of the Flag bit without regard for the status of the processor or control signals. Changes in the Flag bit are synchronized with the last cycle of the changing instruction.

WRP

The Write Pulse output is a timing signal from the processor that provides a positive-going pulse in the middle of each requested write operation (memory or I/O) and a high level during read operations. The WRP is designed to be used with Signetics 2606 R/W memory circuits to provide a timed Chip Enable signal. For use with memory, it may be gated with the M/\overline{IO} signal to generate a Memory Write Pulse.

Because the WRP pulse occurs during any write operation, it may also be used with I/O write operations where convenient.

SIGNAL TIMING

The Clock input to the 2650 provides the basic timing information that the processor uses for all its internal and external operations. The clock rate determines the instruction execution rate, except to the extent that external memories and devices slow down the processor. Each internal processor cycle is composed of three clock periods as shown in Figure 9, 2650 TIMING DIAGRAMS.




Figure 9. 2650 TIMING DIAGRAMS

OPREQ is the master control signal that coordinates all operations external to the processor. Many of the other signal interactions are related to OPREQ. The timing diagram assumes that the clock periods are constant and that \overrightarrow{OPACK} is returned in time to avoid delaying instruction execution. In that case, OPREQ will be high for 1.5 clock periods (1/2 of t_{pc}) and then will be low for another 1.5 clock periods.

The interface control signals have been designed to implement asynchronous interfaces for both memory and input/output devices. The control signals are relatively simple and provide the following advantages: no external synchronizing is necessary, external devices may run at any data rate up to the processor's maximum I/O data rate, and because data signals are furnished with guard signals the external devices are often relieved of the necessity of latching information such as memory address.


MEMORY READ TIMING

The following signals are involved in the processor's memory read sequence, as shown in Figure 10.

OPREQ	= Operation Request
DBUS0-DBUS7*	= Data Bus
ADR0-ADR12	= Address Bus
ADR13	= Address bit 13
ADR14	= Address bit 14
M/\overline{IO}	= Memory/Input-Output
$\overline{\mathbf{R}}/\mathrm{W}$	= Read/Write
OPACK *	= Operation Acknowledge

The signals marked with an asterisk are sent from the memory device to the processor. The other signals are developed by the processor.

OPREQ is a guard signal which must be valid (high) for the other signals to have meaning. When reading main memory the 2650 simultaneously switches OPREQ to a high state, M/\overline{IO} to M (memory), \overline{R}/W to \overline{R} (Read), and places the memory address on lines ADR0-ADR14. Remember that



NOTES: (1) OPACK must go low at least 100 nS before the trailing edge of T2 in order not to slow down the 2650. (2) DATA IN signals must be valid for 50nS after the trailing edge of OPREQ. (3) Allowable memory access time is 1µs with 2.4µs cycle time.

Figure 10. MEMORY READ SEQUENCE

ADR13 & ADR14 are multiplexed with other signals and must be logically ANDed with OPREQ and M to be interpreted. Of course, ADR13 & ADR14 may be ignored if only page zero (8,192 bytes) is used.

Once the memory logic has determined the simultaneous existance of the signals mentioned above, it places the true data corresponding to the given address location on the data bus (DBUS0 to DBUS7), and returns an \overline{OPACK} signal to the processor. The processor, recognizing the \overline{OPACK} , strobes the data into the receiving register and lowers the OPREQ. This completes the memory read sequence.

If the \overrightarrow{OPACK} signal is delayed by the memory device, the processor waits until it is received. OPREQ is lowered only after the receipt of \overrightarrow{OPACK} . The memory device should raise \overrightarrow{OPACK} after OPREQ falls.

MEMORY WRITE TIMING

The signals involved with the processor's memory write sequence are similar to those used in the memory read sequence with the following exceptions: 1) the \overline{R}/W signal is in the W state and, 2) the WRP signal provides a positive going pulse during the write sequence which may be used as a chip enable, write pulse, etc.




Figure 11 demonstrates the signals that occur during a memory write.

Figure 11. MEMORY WRITE SEQUENCE

INPUT/OUTPUT TIMING

The signal exchanges for I/O with external devices is very similar to the signaling for memory read/write. See the Features Section, INPUT/OUT PUT FACILITIES.

CRITICAL TIMES

Figure 9 describes the timing relationship between the various interface signals. The critical times are labeled and defined in the table of AC characteristics.

ELECTRICAL CHARACTERISTICS

PRELIMINARY AC CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$ V_{CC}=5V \pm 5% unless otherwise specified, see notes 1,2,3 & 4.

SYMBOL	PARAMETER	LIMIT	S	LINUTO
STMBOL	TANAMETER	MIN	MAX	UNITS
^t CH	Clock High Phase	400	10,000	0000
	Clock Low Phase			nsec
tCL		400	~	nsec
tCP	Clock Period	800	∞	nsec
t _{PC} 6	Processor Cycle Time	2,400	8	nsec
tor	OPREQ Pulse Width	2t _{CH} + t _{CL} -100	∞	nsec
tCOR	Clock to OPREQ Time	100	700	nsec
toad7	OPACK Delay Time	0	∞	nsec
tоан	OPACK Hold Time	0	~	nsec
tcsa	Control Signal Available	50		nsec
tDOA	Data Out Available	50		nsec
t DID ⁸	Data in Delay	0	1000(8)	nsec
t DIH ⁹	Data in Hold	150		nsec
twpd	Write Pulse Delay	t _{CL} -100	t _{CL} -50	nsec
twpw	Write Pulse Width	t _{CL}	t _{CL}	nsec
^t ABD	Address Bus Delay		80	nsec
t _{DBD}	Data Bus Delay		120	nsec
t _{IRS} ¹⁰	INTREQ Set up Time	0		nsec
t _{IRH} 10	INTREQ Hold Time	0		nsec
t _{ort} 5	Output Buffer Rise Time		150	nsec

NOTES ON AC CHARACTERISTICS

- 1. See preceding timing diagrams for definition of timing terms.
- 2. Input levels swing between 0.65 volt and 2.2 volts.
- 3. Input signal transition times are 20ns.
- 4. Timing reference level is 1.5 volts.
- 5. Load is -100µA at 20pF.
- 6. A Processor Cycle time consists of three clock periods.
- In order to avoid slowing down the processor, OPACK must be lowered 100ns before the trailing edge of T2 clock, if OPACK is delayed past this point, the processor will wait in the T2 state and sample OPACK on each subsequent negative clock edge until OPACK is lowered.
- 8. In order to avoid slowing the processor down, input data must be returned to the processor in 1 μ s or less time from the OPREQ edge, at a cycle time of 2.4 μ s.
- 9. Input data must be held until 50ns after OPREQ falls.
- 10. In order to interrupt the current instruction, INTREQ must fall prior to the first clock of the last cycle of the current instruction. INTREQ must remain low until INTACK goes high.

MAXIMUM GUARANTEED RATINGS⁽¹⁾

Operating Ambient Temperature	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature	-65°C to + 150°C
All Input, Output, and Supply Voltages	
with respect to ground pin ⁽³⁾	-0.5V to +6V
Package Power Dissipation ⁽²⁾ =IWPkg.	1.6W

PRELIMINARY 2650 DC ELECTRICAL CHARACTERISTICS

			LIN	AITS	
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
ILI	Input Load Current	$V_{IN} = 0$ to 5.25V		10	μA
LOH	Output Leakage Current	ADREN, DBUSEN = 2.2V, V _{OUT} = 4V		10	μA
LOL	Output Leakage Current	ADREN, DBUSEN = 2.2V, VOUT = 0.45V		10	μA
ICC	Power Supply Current	$V_{CC} = 5.25V, T_A = 0^{\circ}C$		100	mA
VIL	Input Low		-0.6	0.8	V
VIH	Input High		2.2	Vcc	V
VOL	Output Low	I _{OL} = 1.6 mA	0.0	0.45	V
VOH	Output High	$I_{OH} = -100 \ \mu A$	2.4	V _{CC} -0.5	V
CIN	Input Capacitance	$V_{IN} = 0V$		10	pF
COUT	Output Capacitance	V _{OUT} = 0V		10	pF

Conditions: $T_A = 0^\circ C$ to $70^\circ C$, $V_{CC} = 5V \pm 5\%$

NOTES:

- 1. Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation sections of this specification is not implied.
- 2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 50°C/W junction to ambient (40 pin IW package).
- 3. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
- 4. Parameter valid over operating temperature range unless otherwise specified.
- 5. All voltage measurements are referenced to ground.
- 6. Manufacturer reserves the right to make design and process changes and improvements.
- 7. Typical values are at +25°C, nominal supply voltages, and nominal processing parameters.

INTERFACE SIGNALS

TYPE	PINS	ABBREVIATION	FUNCTION	SIGNAL SENSE
INPUT	1	GND	Ground	GND=0
INPUT	1	Vcc	+5 Volts ±5%	V _{CC} =1
INPUT	1	RESET	Chip Reset	RESET=1 (pulse), causes reset
INPUT	1	CLOCK	Chip Clock	
INPUT	1	PAUSE	Temp. Halt execution	PAUSE=0, temporarily halts execution
INPUT	1	INTREQ	Interrupt Request	INTREQ=0, requests interrupt
INPUT	1	OPACK	Operation Acknowledge	OPACK=0, acknowledges operation
INPUT	1	SENSE	Sense	SENSE=0 (low) or SENSE=1 (high)
INPUT	1	ADREN	Address Enable	ADREN=1 drives into third state
INPUT	1	DBUSEN	Data Bus Enable	DBUSEN=1 drives into third state
IN/OUT	8	DBUS0-DBUS7	Data Bus	DBUSn=0 (low), DBUSn=1 (high)
OUTPUT	13	ADR0-ADR12	Address 0 through 12	ADRn=0 (low), ADRn=1 (high)
OUTPUT	1	ADR13 or E/NE	Address 13 or Extended/Non-Extended	Non-Extended=0, Extended=1
OUTPUT	1	ADR14 or D/\overline{C}	Address 14 or Data Control	Control=0, Data 1
OUTPUT	1	OPREQ	Operation Request	OPREQ=1, requests operation
OUTPUT	1	M/IO	Memory/IO	IO=0, M=1
OUTPUT	1	R/W	Read/Write	R=0, W=1
OUTPUT	1	FLAG	Flag Output	FLAG=1 (high), FLAG=0 (low)
OUTPUT	1	INTACK	Interrupt Acknowledge	INTACK=1, acknowledges interrupt
OUTPUT	1	RUN/WAIT	Run/Wait Indicator	RUN=1, WAIT=0
OUTPUT	1	WRP	Write Pulse	WRP=1 (pulse), causes writing

PIN CONFIGURATION

SENSE	1	\bigcirc	40	FLAG
ADR 12	2		39	v _{cc}
ADR 11	3		38	CLOCK
ADR 10	4		37	PAUSE
ADR 9	5		36	OPACK
ADR 8	6		35	RUN/WAIT
ADR 7	7		34	INTACK
ADR 6	8		33	DBUS 0
ADR 5	9	2650	32	DBUS 1
ADR 4	10		31	DBUS 2
ADR3	11		30	DBUS 3
ADR 2	12		29	DBUS 4
ADR 1	13		28	DBUS 5
ADR 0	14		27	DBUS 6
ADREN	15		26	DBUS 7
RESET	16		25	DBUSEN
INTREQ	17		24	OPREQ
ADR 14-D/C	18		23	R/W
ADR 13-E/NE	19		22	WRP
M/IO	20		21	GND
		TOP VIEW		
		IO. VIEW		



FEATURES

INPUT/OUTPUT FACILITIES

The 2650 processor provides several mechanisms for performing input/ output functions. They are flag and sense, non-extended I/O instructions, extended I/O instructions, and memory I/O. These four facilities are described below.

FLAG & SENSE I/O

The 2650 has the ability to directly output one bit of data without additional address decoding or synchronizing signals.

The bit labeled "Flag" in the Program Status Word is connected through a TTL compatible driver to the chip output at pin #40. The Flag output always reflects the value in the Flag bit.

When a program changes the Flag bit through execution of an LPSU, PPSU, or CPSU, the bit will be set or cleared during the last cycle of the instruction that changes it.

The Flag bit may be used conveniently for many different purposes. The following is a list of some possible uses:

- 1. A serial output channel
- 2. An additional address bit to increase addressing range.
- 3. A switch or toggle output to control external logic.
- 4. The origin of a pulse for polling chains of devices.

The Sense bit performs the complementary function of the Flag and is a single bit direct input to the 2650. The Sense input, pin #1 is connected to a TTL compatible receiver and is then routed directly to a bit position in the Program Status Word. The bit in the PSW always represents the value of the external signal. It may be sampled anytime through use of the TPSU or SPSU instructions.

This simple input to the processor may be used in many ways. The following is a list of some possible uses:

- 1. A serial input channel
- 2. A sense switch input
- 3. A break signal to a processing program
- 4. An input for yes/no signaling from external devices.

NON-EXTENDED I/O

There are four one byte I/O instructions; REDC, REDD, WRTC, and WRTD. They are all referred to as non-extended because they can communicate only one byte of data, either into or out of the 2650.

REDC and REDD causes the input transfer of one byte of data. They are identical except for the fact that the D/\overline{C} Signal is in the D state for REDD and in the \overline{C} state for REDC. Similarly, the instructions WRTC and WRTD cause an output transfer of one byte of data. The D/\overline{C} line discriminates between the two pairs of input/output instructions. The D/\overline{C} line can be used as a 1-bit device address in simple systems.

The read and write timing sequences for the one byte I/O instructions are the same as the memory read and write sequences with the following exceptions: the M/\overline{IO} signal is switched to \overline{IO} , the D/\overline{C} line becomes valid, E/\overline{NE} is switched to \overline{NE} (non-extended), and the Address bus contains no valid information. The $\overline{\text{NE}}$ signal informs the devices outside the 2650 that a one byte I/O instruction is being executed. The D/C line indicates which pair of the one byte I/O instructions are being executed; D implies either WRTD or REDD, and $\overline{\text{C}}$ implies either WRTC or REDC. Finally, to determine whether it is a read or a write, examine the $\overline{\text{R}}/\text{W}$ signal level.

Table 6 illustrates the sense of the interface signals. The "Signal Timing" section should be referenced for the exact timing relationships. It should be remembered that the control signals are not to be considered valid except when the OPREQ signal is valid.

	OPREQ	M/IO	R/W	ADR13-E/NE	ADR14-D/C
MEMORY READ	Т	М	R	ADR13	ADR14
MEMORY WRITE	Т	М	W	ADR13	ADR14
2 BYTE READ	Т	ĪŌ	R	E	Don't Care
2 BYTE WRITE	Т	ĪŌ	W	E	Don't Care
1 BYTE CONTROL READ	Т	ĪŌ	R	NE	C
1 BYTE CONTROL WRITE	Т	ĪŌ	W	NE	C
1 BYTE DATA READ	Т	ĪŌ	R	NE	D
1 BYTE DATA READ	Т	ĪŌ	W	NE	D

TABLE 6. I/O INTERFACE SIGNALS

EXTENDED I/O

There are two, two byte I/O instructions; REDE and WRTE. They are referred to as extended because they can communicate two bytes of data when they are executed. The REDE causes the second byte of the instruction to be output on the low order address lines, ADR0-ADR7, which is intended to be used as a device address while the byte of data then on the Data Bus will be strobed into the register specified in the instruction. The WRTE also presents the second byte of the instruction on the Address Bus, but a byte of data from the register specified in the instruction is simultaneously output on the Data Bus.

The two byte I/O instructions are similar to the one byte I/O instructions except: the D/\overline{C} line is not considered, and the data from the second byte of the I/O instruction appears on the Address Bus all during the time that OPREQ is valid. The data on the Address Bus is intended to convey a device address, but may be utilized for any purpose.

Table 6 illustrates the sense of the interface signals for extended I/O instructions. Refer to "Signal Timing" section for exact timing relationships.

MEMORY I/O

The 2650 user may choose to transfer data into or out of the processor using the memory control signals. The advantage to this technique is that the data can be read or written by the program through ordinary instruction execution and data may be directly operated upon with the arithmetic instructions.

To make use of this technique, the designer has to assign memory addresses to devices and design the device interfaces to generate the same signals as memory.

A disadvantage to this method is that it may be necessary to decode more address lines to determine the device address than with other I/O facilities.

INTERRUPT MECHANISM

The 2650 has been implemented with a conventional, single level, address vectoring interrupt mechanism. There is one interrupt input pin. When an external device generates an interrupt signal ($\overline{\text{INTREQ}}$), the processor is forced to transfer control to any of 128 possible memory locations as determined by an 8-bit vector supplied by the interrupting device.

Of special interest is that the device may return a relative indirect address signal which causes the processor to enter an indirect addressing sequence upon receipt of an interrupt. This enables a device to direct the processor to execute code anywhere within addressable memory.

Upon recognizing the interrupt signal, the processor automatically sets the Interrupt Inhibit bit in the Program Status Word. This inhibits further interrupts from being recognized until the interrupt routine is finished executing and a Return-and-Enable instruction is executed or the inhibit bit is explicitly cleared.

When the inhibit bit in the PSW is set, the processor will not recognize an interrupt input. The Interrupt Inhibit bit may be set under program control (LPSU, PPSU) and is automatically set whenever the processor accepts an interrupt. The inhibit bit may be cleared in three ways:

- 1. By a RESET operation
- 2. By execution of an appropriate clear or load PSU instruction; (CPSU, LPSU)
- 3. By execution of a Return-and-Enable instruction.

The sequence of events for a normal interrupt operation is as follows:


- 1. An executing program enables interrupts.
- 2. External device initiates interrupt with the INTREQ line.
- 3. Processor finishes executing current instruction.
- 4. Processor sets inhibit bit.
- 5. Processor inserts the first byte of ZBSR (Zero Branch-to-Subroutine, Relative) instruction into the instruction register instead of what would have been the next sequential instruction.
- 6. Processor accesses the data bus to fetch the second byte of the ZBSR instruction.
- 7. Interrupting device responds to the Processor generated INTACK (Interrupt Acknowledge) by supplying the requested second byte.
- 8. The processor executes the Zero Branch-to-Subroutine instruction, saving the address of the instruction following the interrupted instruction in the RAS, and proceeds to execute the instruction at page 0, byte 0, or the address relative to page 0, byte 0 as given by the interrupting device.
- 9. When the interrupt routine is complete, a return instruction (RETC, RETE) pulls the address from the RAS and execution of the interrupted program resumes.

Since the interrupting device specifies the interrupt subroutine address in the standard relative address format, it has considerable flexibility with regard to the interrupt procedure. It can point to any location that is within +63 or -64 bytes of page zero, byte zero of memory. (Negative relative addresses wrap around the memory, modulo $8,192_{10}$ bytes.) The interrupting device also may specify whether the subroutine address is direct or indirect by providing a zero or one to DBUS #7 (pin #26). If the external device is not complex enough to exercise these options, it may respond to the INTACK operation with a byte of all zeroes. In such a case, the processor will execute a direct Branch-to-Subroutine to page zero, byte zero of memory. The timing diagram in Figure 12 will help explain how the interrupt system works in the processor. The execution of the instruction labeled "A" has been proceeding before the start of this diagram. The last cycle of instruction "A" is shown. Notice that, as in all external operations, the OPREQ output eventually causes an \overrightarrow{OPACK} input, which in turn allows OPREQ to be turned off. The arrows show this sequence of events. The last cycle of instruction "A" fetches the first byte of instruction "B" from Memory and inserts it into the Instruction Register.

Assume that instruction "B" is a two cycle, two byte instruction with no operand fetch (e.g., ADDI). Since the first byte has already been fetched by instruction "A", the first cycle of instruction "B" is used to fetch the second byte of instruction "B". Had instruction "B" not been interrupted, it would have fetched the first byte of the next sequential instruction during its second (last) cycle. The dotted lines indicate that operation.

Since instruction "B" is interrupted, however, the last cycle of "B" is used to insert the interrupt instruction (ZBSR) into the instruction register. Notice that the <u>INTREQ</u> input can arrive at any time. Instruction B is interrupted since <u>INTREQ</u> occured prior to the last (2nd) cycle of execution.

Instead of being the next sequential instruction following "B", instruction "C" is the completion of the interrupt. The first cycle of "C" is used to fetch the second byte of the ZBSR instruction from the DBUS as provided by the interrupting device. This fact is indicated by the presence of the INTACK control signal. The INTREQ may then be removed. When the device responds with the requested byte, it uses a standard operation acknowledge procedure (\overrightarrow{OPACK}) to so indicate to the processor. During the second cycle of instruction "C" the processor executes the ZBSR instruction, and fetches the first byte of instruction "D" which is located at the subroutine address.



 PROCESSOR INSERTS 1ST BYTE OF ZBSR INSTRUCTION. ADDRESS OF 1ST BYTE OF INSTC IS PUSHED INTO RETURN ADDRESS STACK.
 ** 2ND BYTE OF ZBSR (INTERRUPT VECTOR)

Figure 12. INTERRUPT TIMING

SUBROUTINE LINKAGE

The on-chip stack, along with the Branch-to-Subroutine and Return instructions provide the facility to transfer control to a subroutine. The subroutine can return control to the program that branched to it via a Return instruction.

The stack is eight levels deep which means that a routine may branch to a subroutine, which may branch to another subroutine, etc., eight times before any Return instructions are executed.

When designing a system that utilizes interrupts, it should be remembered that the processor jams a ZBSR into the IR and then executes it. This will cause an entry to be pushed into the on-chip stack like any other Branch-to-Subroutine instruction and may limit the stack depth available in certain programs.

When branching to a subroutine, the following sequence of events occurs:

- 1. The address in the IAR is used to fetch the Branch-to-Subroutine instruction and is then incremented in the Address Adder so that it points to the instruction following the subroutine branch.
- 2. The Stack Pointer is incremented by one so that it points to the next Return Address Stack location.
- 3. The contents of the IAR are stored in the stack at the location designated by the Stack Pointer.
- 4. The operand address contained in the Branch-to-Subroutine instruction (the address of the first instruction of the subroutine) is inserted into the IAR.

When returning from a subroutine, this sequence of events occurs:

- 1. The address in the IAR is used to fetch the return (RETC, RETE) instruction from memory.
- 2. When the return instruction is recognized by the processor, the contents of the stack entry pointed to by the Stack Pointer is placed into the IAR.
- 3. The Stack Pointer is decremented by one.
- 4. Instruction execution continues at the address now in the IAR.

CONDITION CODE USAGE

The two-bit register, called the Condition Code, is incorporated in the Program Status Word. It may be seen in the description of the 2650 instructions, that the Condition Code (CC) is specifically set by every instruction that causes data to be transferred into a general purpose register and it is also set by compare instructions.

The reason for this design feature is that after an instruction executes, the CC contains a modest amount of information about the byte of data which has just been manipulated. For example, a program loads register one with a byte of unknown data and the Condition Code setting indicates that the byte is positive, negative or zero. The negative indication implies that bit #7 is set to one.

Consequently, a data manipulation operation when followed by a conditional branch is often sufficient to determine desired information without resorting to a specific test, thus saving instructions and memory space.

In the following example, the Condition Code is used to test the parity of a byte of data which is stored at symbolic memory location CHAR.

EQ	EQU	0	THE EQUAL CONDITION CODE
CHAR	DATA	2	UNKNOWN DATA BYTE
WC	EQU	H'04'	THE WITH CARRY BIT
NEG	EQU	2	CC MASK
	CPSL	WC	CLEAR CARRY BIT
	LODI,R2	-8	SET UP COUNTER
	SUBZ	RO	CLEAR REG 0
	LODR,R1	CHAR	GET THE CHARACTER (cc is set)
LOOP	BCFR,NEG	G01	IF NOT SET, DON'T COUNT (cc is
			tested)
	ADDI,R0	+1	COUNT THE BIT
G01	RRL,R1		MOVE BITS LEFT (cc is set)
	BIRR,R2	LOOP	LOOP TILL DONE

- FINISHED, TEST IF REG 0 HAS A ONE IN LOW ORDER
- * IF BIT #0 = 1, ODD PARITY. IF BIT #0 = 0, THEN EVEN.

	TMI,R0	H'01'
	BCTR,EQ	ODD
EVEN	HALT	
ODD	HALT	

START-UP PROCEDURE

The 2650 processor, having no internal start-up procedure must be started in an orderly fashion to assure that the internal control logic begins in a known state.

Assuming power is applied to the chip and the clock input is running, the easiest way to start is to apply a Reset signal for at least three clock periods. When the RESET signal is removed the processor will fetch the instruction at page 0, byte 0 and commence ordinary instruction execution.

To start processing at a specific address, a more complex start-up procedure may be employed. If an Interrupt signal is applied initially along with the Reset, processing will commence at the address provided by the interrupting device. Recall that the address provided may include a bit to specify indirect addressing and therefore the first instruction executed may be anywhere within addressable memory. The Reset and Interrupt signal may be applied simultaneously and when the Reset is removed, the processor will execute the usual interrupt signal sequence as described in INTERRUPT MECHANISM. There is an example of a start-up technique in the System Application Notes.

INSTRUCTIONS

ADDRESSING MODES

An addressing mode is a method the processor uses for developing argument addresses for machine instructions.

The 2650 processor can develop addresses in eight ways:

- Register addressing
- Immediate addressing
- Relative addressing
- Relative, indirect addressing
- Absolute addressing
- Absolute, indirect addressing
- Absolute, indexed addressing
- Absolute, indirect, indexed addressing

However, of these eight addressing modes, only four of them are basic. The others are variations due to indexing and indirection. The basic addressing mode of each instruction is indicated in parentheses in the first line of each detailed instruction description. The following text describes how effective addresses are developed by the processor.

REGISTER ADDRESSING

All register-to-register instructions are one byte in length. Instructions utilizing this addressing mode appear in this general format.

Operation Code Register


1	~~~~					\sim	-	
7	6	5	4	3	2	1	0	

Since there are only two bits designated to specify a register, register zero always contains one of the operands while the other operand is in one of the three registers in the currently selected bank. Register zero may also be specified as the explicit operand giving instructions such as: LODZ R0.

In one byte register addressing instructions which have just one operand, any of the currently selected general purpose registers or register zero may be specified, e.g., RRL,RO.

IMMEDIATE ADDRESSING


All immediate addressing instructions are two bytes in length. The first byte contains the operation code and register designation, while the second byte contains data used as the argument during instruction execution.



The second byte, the data byte, may contain a binary number or a logic mask depending on the particular instruction being executed. Any register may be designated in the first byte.

RELATIVE ADDRESSING

Relative addressing instructions are all two bytes in length and are memory reference instructions. One argument of the instruction is a register and the other argument is the contents of a memory location. The format of relative addressing instructions is:




The first byte contains the operation code and register designation, while the second byte contains the relative address. Bits 0-6, byte 1, contain a 7bit two's complement binary number which can range from -64 to +63. This number is used by the processor to calculate the effective address. The effective address is calculated by adding the address of the first byte following a relative addressing instruction to the relative displacement in the second byte of the instruction.

If bit 7, byte 1 is set to "1", the processor will enter an indirect addressing cycle, where the actual operand address will be accessed from the effective address location. See Indirect Addressing.

Two of the branch instructions (ZBSR, ZBRR) allow addressing relative to page zero, byte 0 of memory. In this case, values up to +63 reference the first 63 bytes of page zero and values up to -64 reference the last 64 bytes of page zero.

ABSOLUTE ADDRESSING FOR NON-BRANCH INSTRUCTIONS

Absolute addressing instructions are all three bytes in length and are memory reference instructions. One argument of the instruction is a register, designated in bits 1 and 0, byte 0; the other argument is the contents of a memory location. The format of absolute addressing instructions is:



Bits 4-0, byte 1 and 7-0, byte 2 contain the absolute address and can address any byte within the same page that the instruction appears.

The index control bits, bits #6 and #5, byte 1 determine how the effective address will be calculated and possibly which register will be the argument during instruction execution. The index control bits have the following interpretation:

	Index	Control	
	Bit 6 Bit 5		Meaning
Γ	0	0	Non-indexed address
	0	1	Indexed with auto-increment
	1	0	Indexed with auto-decrement
	1	1	Indexed only


When the index control bits are 0 & 0, bits #1 and #0 in byte 0 contain the argument register designation and bits 0 to 4, byte 1 and bits 0 to 7, byte 2 contain the effective address. Indirect addressing may be specified by setting bit #7, byte 1 to a one.

When the index control bits are 1 & 1, bits #1 and #0 in byte 0 designate the index register and the argument register implicitly becomes register zero. The effective address is calculated by adding the contents of the index register (8-bit absolute integer) to the address field. If indirect addressing is specified, the indirect address is accessed and then the value in the index register is added to the indirect address. This is commonly called post indexing.

When the index control bits contain 0 & 1, the address is calculated by the processor exactly as when the control bits contain 1 & 1 except a binary 1 is added to the contents of the selected index register *before* the calculation of the effective address proceeds. Similarly, when the index control bits contain 1 & 0, a binary 1 is subtracted from the contents of the selected index register *before* the effective address is calculated.

ABSOLUTE ADDRESSING FOR BRANCH INSTRUCTIONS

The three byte, absolute addressing, branch instructions deviate slightly in format from ordinary absolute addressing instructions as shown below:



The notable difference is that bits 6 and 5, byte 1, are no longer interpreted as Index Control bits, but instead are interpreted as the high order bits of the address field. This means that there is no indexing allowed on most absolute addressing branch instructions, but indexed branches are possible through use of the BXA and BSXA instructions. The bits #6 and #5, byte 1, are used to set the current page register, thus enabling programs to directly transfer control to another page.

See the MEMORY ORGANIZATION, BXA and BSXA instructions, and INDIRECT ADDRESSING.

INDIRECT ADDRESSING

Indirect addressing means that the argument address of an instruction is not specified by the instruction itself, but rather the argument address will be found in the two bytes pointed to by the address field or relative address field, of absolute or relative addressing instructions. In the case of absolute addressing, the value of the index register is added to the indirect address *not* to the value in the address field of the instruction. In both cases, the processor will enter the indirect addressing state when the bit designated "I" is set to one. Entering the indirect addressing sequence adds two cycles (6 clock periods) to the execution time of an instruction.

Indirect addresses are 15-bit addresses stored right justified in two contiguous bytes of memory. As such, an indirect address may specify any location in addressable memory (0-32,767). The high order bit of the two byte indirect address is not used by the processor.

Only single level indirect addressing is implemented. The following examples demonstrate indirect addressing. Example 1.

000011	1010000	0000010100	0 0 1 LODA,R2	∗H ' 51 '
Address 10 ₁₆	1116	12 16		
	00000	001001010	0 0 ACON	н'128' 🤇
Address	51 ₁₆	52 16		
	01100	1 1 1	DATA	H'67'
Address	12816			

The LODA instruction in memory locations 10, 11, and 12 specifies indirect addressing (bit 7, byte 1, is set). Therefore, when the instruction is executed, the processor takes the address field value, H' 51', and uses it to access the two byte indirect address at 51 and 52. Then using the contents of 51 and 52 as the effective address, the data byte containing H' 67' is loaded into register 2. **Example 2**.

00001010	0 1 0 0 0 0 1 0 1		LODR,R2	*H'17'
Address 10 ₁₆	11 ₁₆			
	00000001	00101000	ACON	H ' 128'
Address	17 16	1816		
	01100111		DATA	H'67'
Address	12816			

In a fashion similar to the previous example, the relative address is used to access the indirect address which points to the data byte. When the LODR instruction is executed, the data byte contents, H'67', will be loaded into register 2.

INSTRUCTIONS FORMAT EXCEPTIONS

There are several instructions which are detected by decoding the entire 8 bits of the first byte of the instruction. These instructions are unique and may be noticed in the instruction descriptions. Examples are: HALT, CPSU, CPSL.




Figure 13. INSTRUCTION FORMATS

51

DETAILED PROCESSOR INSTRUCTIONS

LOAD REGISTER ZERO

(Register Addressing)

		m		

r

Binary Coding

0	0	0	0	0	0		r
7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

LODZ

Description

This one-byte instruction transfers the contents of the specified register, r, into register zero. The previous contents of register zero are lost. The contents of register r remain unchanged.

When the specified register, r, equals 0, the operation code is changed to 60_{16} by the assembler. The instruction, 00000000, yields indeterminate results.

CC

Processor Registers Affected

Condition Code Setting	Register Zero	CC1	CC0	
	Positive	0	1	
	Zero	0	0	
	Negative	1	0	

LOAD IMMEDIATE

(Immediate Addressing)

Mnemonic	LODI,r	v
	STORES AND AND ADDRESS	

Binary Coding

0	0	0	0	0	1		r		T	T	1	V	T	T	T
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exe	ecu	tio	n T	ïm	е		2 cyc	cles	(6	clo	ck	pei	riod	ds)	

Description

This two-byte instruction transfers the second byte of the instruction, v, into the specified register, r. The previous contents of r are lost.

CC

Processor Registers Affected

Register r	CC1	CCO
Positive	0	1
Zero	0	0
Negative	1	0

LOAD RELATIVE

(Relative Addressing)



Binary Coding

0	0	0	0	1	0	Γ	r
							0

Execution Time 3 cycles (9 clock periods)

Description

This two-byte instruction transfers a byte of data from memory into the specified register, r. The data byte is found at the effective address formed by the addition of the a field and the address of the byte following this instruction. The previous contents of register r are lost. Indirect addressing may be specified.

Processor Registers Affected	CC		
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

LOAD ABSOLUTE

(Absolute Addressing)

Mnemonic

(*)a(,X)

Binary Coding

0	0	0	0	1	1	r	or X	1		iC		a h	igh	or	der		T	a	lov	v oi	rde	r I	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Execution Time 4 cycles (12 clock periods)

LODA,r

Description

This three-byte instruction transfers a byte of data from memory into the specified register, r. The data byte is found at the effective address. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero. The previous contents of register r are lost.

Indirect addressing and/or indexing may be specified.

Processor Registers Affected	CC		
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0


STORE REGISTER ZERO

(Register Addressing)

(Relative Addressing)

Mnemonic STRZ

Binary Code



Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction transfers the contents of register zero into the specified register r. The previous contents of register r are lost. The contents of register zero remain unchanged.

r

Note: Register r may not be specified as zero. This operation code, '11000000', is reserved for NOP.

Processor Registers Affected	CC		
Condition Code Setting	Register r	CC1	CCO
	Positive	0	1
	Zero	0	0
	Negative	1	0

STORE RELATIVE

Mnemonic

(*)a

Binary Code



STRR,r

Execution Time 3 cycles (9 clock periods)

Description

This two-byte instruction transfers a byte of data from the specified register, r, into the byte of memory pointed to by the effective address. The contents of register r remain unchanged and the contents of the memory byte are replaced.

Indirect addressing may be specified.

Processor Registers Affected	None
Condition Code Setting	N/A

54

STORE ABSOLUTE

Mnemonic	STRA,r	(*)a(,X)
----------	--------	----------

Binary Code

1	1	0	0	1	1	Τ	r	Γ	Τ	ic	Т	ah	T nigh	der	Γ	T	a	T Iov	1	T de	T r	
														0								

Execution Time 4 cycles (12 clock periods)

Description

This three-byte instruction transfers a byte of data from the specified register, r, into the byte of memory pointed to by the effective address. The contents of register r remain unchanged and the contents of the memory byte are replaced.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero.

Processor Registers Affected	None
Condition Code Setting	N/A

ADD TO REGISTER ZERO

(Register Addressing)

Mnemonic Binary Code

Г	1	0	0	0	0	0		r
7		6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

ADDZ

Description

This one-byte instruction causes the contents of the specified register, r, and the contents of register zero to be added together in a true binary adder. The 8-bit sum of the addition replaces the contents of register zero. The contents of register r remain unchanged.

r


Note: Add with Carry may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, OV	′F	
Condition Code Setting	Register Zero	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

ADD IMMEDIATE

(Immediate Addressing)

(Relative Addressing)



Execution Time 2 cycles (6 clock periods)

Description

This two-byte instruction causes the contents of register r and the contents of the second byte of this instruction to be added together in a true binary adder. The eight-bit sum replaces the contents of register r.

Note: Add with Carry may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, OVE	F	
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

ADD RELATIVE

Mnemonic	ADDR,r	(*)a

Binary Coding

1	0	0	0	1	0		r I		I		T	T	a	1	T	1
7	6	5	4	3	2	1	0	- 7	7	6	5	4	3	2	1	0

Execution Time 3 cycles (9 clock periods)

Description

This two-byte instruction causes the contents of register r and the contents of the byte of memory pointed to by the effective address to be added together in a true binary adder. The eight-bit sum replaces the contents of register r.

Indirect addressing may be specified.

Note: Add with Carry may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, C	VF	
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

ADD ABSOLUTE

Mnemonic ADDA,r (*)a(,X)

Binary Coding

1	0	0	0	1	1	Γ	r	I	Τ	ic	Τ	a h	igh	der		T	a	lov	de	r I	
		-	-	-	-	-	_	Concession of the local division of the loca	-					0	-						

Execution Time 4 cycles (12 clock periods)

Description

This three-byte instruction causes the contents of register r and the contents of the byte of memory pointed to by the effective address to be added together in a true binary adder. The eight-bit sum replaces the contents of register r.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero.

Note: Add with Carry may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, C	VF	
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

SUBTRACT FROM REGISTER ZERO

SUBZ

(Register Addressing)

Mnemonic

Binary Coding

1	0	1	0	0	0		r
7	6	Б	1	3	2	1	0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the specified register r to be subtracted from the contents of register zero. The result of the subtraction replaces the contents of register zero.

r

The subtraction is performed by taking the binary two's complement of the contents of register r and adding that result to the contents of register zero. The contents of register r remain unchanged.

Note: Subtract with Borrow may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, OV	ΥF	
Condition Code Setting	Register Zero	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

SUBTRACT IMMEDIATE

(Immediate Addressing)

Mnemonic SUBI,r

Binary Code

1	0	1	0	0	1	Г	r		Т	Т	Т	T V	Т	T	Τ
								0.000					-		_
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

Description

This two-byte instruction causes the contents of the second byte of this instruction to be subtracted from the contents of register r. The result of the subtraction replaces the contents of register r.

V

The subtraction is performed by taking the binary two's complement of the contents of the second instruction byte and adding that result to the contents of register r.

Note: Subtract with Borrow may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, O	VF	
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

SUBTRACT RELATIVE

(Relative Addressing)

Mnemonic SUBR,r (*)a

Binary Code

1	0	1	0	1	0		r r	I				a			
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Execution Time 3 cycles (9 clock periods)

Description

This two-byte instruction causes the contents of the byte of memory pointed to by the effective address to be subtracted from the contents of register r. The result of the subtraction replaces the contents of register r.

The subtraction is performed by taking the binary two's complement of the contents of the byte of memory and adding that result to the contents of register r.

Indirect addressing may be specified.

Note: Subtract with Borrow may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, C	VF	
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

SUBTRACT ABSOLUTE

(Absolute Addressing)

Mnemonic SUBA,r (*)a(,X)

Binary Code

1	0	1	0	1	1		r	1		ic	a	¦h	igh	or	der		1	a	lov		de		1
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	Ġ	5	4	3	2	1	0

Execution Time 4 cycles (12 clock periods)

Description

This three-byte instruction causes the contents of the byte of memory pointed to by the effective address to be subtracted from the contents of register r. The result of the subtraction replaces the contents of register r.

The subtraction is performed by taking the binary two's complement of the contents of the memory byte and adding that result to the contents of register r.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero.

Note: Subtract with Borrow may be effected. See Carry bit.

Processor Registers Affected	C, CC, IDC, OVI	F	
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

r

AND TO REGISTER ZERO

(Register Addressing)

Mnemonic ANDZ Binary Code

0 1 0 0 0 0 r 7 6 5 4 3 2 1 0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the specified register, r, to be logically ANDed with the contents of register zero. The result of the operation replaces the contents of register zero. The contents of register r remain unchanged.

The AND operation treats each bit of the argument bytes as in the truth table below:

Bi	it (0-7)	Bit (0-7)	AND Result
	0	0	0
	0	1	0
	1	1	1
	1	0	0

Note: Register r may not be specified as zero. This operation code, '01000000', is reserved for HALT.

CC

Processor Registers Affected

Condition Code Setting

Register Zero	CC1	CC0
Positive	0	1
Zéro	0	0
Negative	1	0

AND IMMEDIATE

(Immediate Addressing)

(Relative Addressing)

Mnemonic ANDI,r

Binary Code

0	1	0	0	0	1		r I		T	1	1	v	T	T I	1
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

Description

This two-byte instruction causes the contents of the specified register r to be logically ANDed with the contents of the second byte of this instruction. The result of this operation replaces the contents of register r.

v

The AND operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-7)	AND Result
0	0	0
0	1	0
1	1	1
1	0	0

Processor Registers AffectedCCCondition Code SettingRegister ZeroCC1CC0Positive01Zero00Negative10

AND RELATIVE

Mnemonic

Binary Code



ANDR,r

Execution Time 3 cycles (9 clock periods)

Description

This two-byte instruction causes the contents of the specified register r to be logically ANDed with the contents of the memory byte pointed to by the effective address. The result of this operation replaces the contents of register r.

(*)a

The AND operation treats each bit of the argument bytes as in the truth table below:

	Bit (0-7)	Bit (0-7)	ANI	O Result
	0	0		0
	0	1		0
	1	1		1
	1	0 11		0
Processor Registers Affected		СС		
Condition Code	Setting	Register Zero	CC1	CC0
		Positive	0	1
		Zero	0	0
		Negative	1	0

AND ABSOLUTE

Mnemonic ANDA,r

Binary Code

0	1	0	0	1	1	Τ	r	I	IC	a	hi	gh	orc	der	1	al	ow	or	der	1	
	-	-		_										0							

Execution Time 4 cycles (12 clock periods)

Description

This three-byte instruction causes the contents of Register r to be logically ANDed with the contents of memory byte pointed to by the effective address. The result of the operation replaces the contents of register r.

(*)a(,X)

The AND operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-7)	AND Result
0	0	0
0	1	0
1	1	1
1	0	0

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero.

Processor Registers Affected	CC		
Condition Code Setting	Register Zero	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

INCLUSIVE OR TO REGISTER ZERO

(Register Addressing)

 Mnemonic Binary Code
 IORZ

 0
 1
 1
 0
 0
 r

 7
 6
 5
 4
 3
 2
 1
 0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the specified register, r, to be logically Inclusive ORed with the contents of register zero. The result of this operation replaces the contents of register zero. The contents of register r remain unchanged.

r

The Inclusive OR operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-	7)	Inclusi	ve OR Result
0	0			0
0	1			1
1	1			1
1	0			1
Processor Registers Affected		сс		
Condition Code Setting		Register Zero	CC1	CC0
		Positive	0	1
		Zero	0	0
		Negative	1	0

INCLUSIVE OR IMMEDIATE

(Immediate Addressing)



Binary Code



Execution Time 2 cycles (6 clock periods)

Description

This two-byte instruction causes the contents of the specified register r to be logically Inclusive ORed with the contents of the second byte of this instruction. The result of this operation replaces the contents of register r.

v

The Inclusive OR operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-7)		Inclusiv	ve OR Result
0	0			0
0	1			1
1	1			1
1	0			1
Processor Registers Affected	C	C		
Condition Code Setting	F	legister r	CC1	CCO
	P	ositive	0	1
	Z	lero	0	0
	Ν	legative	1	0

INCLUSIVE OR RELATIVE

(Relative Addressing)

Mnemonic Binary Code (*)a

0	1	1	0	1	0	r I	I	T	1	a	T	T	1
							7						

Execution Time 3 cycles (9 clock periods)

IORR,r

Description

This two-byte instruction causes the contents of the specified register r to be logically Inclusive ORed with the contents of the memory byte pointed to by the effective address. The result of this operation replaces the previous contents of register r.


Indirect addressing may be specified.

The Inclusive OR operation treats each bit of the argument byte as in the truth table below:

Bit (0-7)	Bit (0-'	7)	Inclusiv	esult	
0	0			0	
0	1			1	
1	1			1	
1	0			1	
Processor Registers Affected		CC			
Condition Code Setting		Register r	CC1	CC0	
		Positive	0	1	
		Zero	0	0	
		Negative	1	0	

INCLUSIVE OR ABSOLUTE

(Absolute Addressing)



Execution Time 4 cycles (12 clock periods)

Description

This three-byte instruction causes the contents of register r to be logically Inclusive ORed with the contents of the memory byte pointed to by the effective address. The result of the operation replaces the previous contents of register r.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero.

The Inclusive OR operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-	7)	Inclusi	ve OR Result
0	0			0
0	1			1
1	1			1
1	0	11		1
Processor Registers Affected		CC		
Condition Code Setting		Register Zero	CC1	CCO
		Positive	0	1
		Zero	0	0
		Negative	1	0

r

EXCLUSIVE OR TO REGISTER ZERO

EORZ

(Register Addressing)

Mnemonic

Binary Code

001000

7 6 5 4 3 2 1 0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the specified register r to be logically Exclusive ORed with the contents of register zero. The result of this operation replaces the contents of register zero. The contents of register r remain unchanged.

The Exclusive OR operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-	7)	Exclusiv	Exclusive OR Resu				
0	0			0				
0	1			1				
1	1			0				
1	0			1				
Processor Registers Affected		СС						
Condition Code Setting		Register Zero	CC1	CC0				
		Positive	0	1				
		Zero	0	0				
		Negative	1	0				

EXCLUSIVE OR IMMEDIATE

(Immediate Addressing)

Mnemonic EORI,r v

Binary Code

0	0	1	0	0	1		r			T 1	T	T 1	Y	T I	T 1	T I
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
Ex	ecu	tio	n T	ïm	е		2 cv	/cl	es	(6)	clo	ck r	beri	od	s)	

Description

This two-byte instruction causes the contents of the specified register r to be logically Exclusive ORed with the contents of the second byte of this instruction. The result of this operation replaces the previous contents of register r.

The Exclusive OR operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-	7)	Exclusive OR Result
0	0		0
0	1		1
1	1		0
1	0		1
Processor Registers Affected		СС	
Condition Code Setting		Register r	CC1 CC0
		Positive	0 1
		Zero	0 0
		Negative	1 0

EXCLUSIVE OR RELATIVE

(Relative Addressing)

Mn Bin							ΕO	RF	٦,r			(*)a						
0	0	1	0	1	0		r]	1			T	a	T T	T	T		
7 Exe	6 ecu	tio		0	-	1	0 3 c	yc	7 les	6 (9	5 clo	4 ck j	3 oer	2 iod	1 s)	0		

Description

This two-byte instruction causes the contents of the specified register r to be logically Exclusive ORed with the contents of the memory byte pointed to by the effective address. The result of this operation replaces the previous contents of register r.

Indirect addressing may be specified.

The Exclusive OR operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-	7)	Exclusiv	ve OR Result
0	0			0
0	1			1
1	1			0
1	0	11		1
Processor Registers Affected		СС		
Condition Code Setting		Register r	CC1	CCO
		Positive	0	1
		Zero	0	0
		Negative	1	0

EXCLUSIVE OR ABSOLUTE

Mnemonic EORA,r

Binary Code

0	0	1	0	1	1		r	١		IC	a	hig	h o	rde	er		a		ow	or	der	T 1	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exe	ecution Time 4 cycles (12 clock periods)																						

Description

This three-byte instruction causes the contents of register r to be Exclusive ORed with the contents of the memory byte pointed to by the effective address. The result of the operation replaces the previous contents of register r.

(*)a(,X)

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero.

The Exclusive OR operation treats each bit of the argument bytes as in the truth table below:

Bit (0-7)	Bit (0-	7) []	Exclusiv	e OR Result
0	0			0
0	1			1
1	1			0
1	0	11		1
Processor Registers Affected		CC		
Condition Code Setting		Register r	CC1	CCO
		Positive	0	1
		Zero	0	0
		Negative	1	0

COMPARE TO REGISTER ZERO

(Register Addressing)

Mnemonic COMZ Binary Code

7 6 5 4 3 2 1 0 Execution Time 2 cycles (6 clock periods) Description

This one-byte instruction causes the contents of the specified register r to be compared to the contents of register zero. The comparison will be performed in either "arithmetic" or "logical" mode depending on the setting of the COM bit in the Program Status Word.

r

When COM=1 (logical mode) the values will be interpreted as 8-bit positive binary numbers; when COM=0, the values will be interpreted as 8-bit two's complement numbers.

The execution of this instruction *only* causes the Condition Code to be set as in the following table.

CC

Processor Registers Affected

Condition Code Setting

	CC1	CCO
Register zero greater than Register r	0	1
Register zero equal to Register r	0	0
Register zero less than Register r	1	0

COMPARE IMMEDIATE

(Immediate Addressing)

Mnemonic COMI,r

Binary Code

1	1	1	0	0	1	Ι	r I		T	T	T	I V	1	T	1
								7							

Execution Time 2 cycles (6 clock periods)

Description

This two-byte instruction causes the contents of the specified register r to be compared to the contents of the second byte of this instruction. The comparison will be performed in either the "arithmetic" or "logical" mode depending on the setting of the COM bit in the Program Status Word.

v

When COM=1 (logical mode), the values will be treated as 8-bit positive binary numbers; when COM=0, the values will be treated as 8-bit two's complement numbers.

The execution of this instruction *only* causes the Condition Code to be set as in the following table.

Processor Registers Affected CC

Condition	Code	Setting	
-----------	------	---------	--

CC1	CC0
0	1
0	0
1	0
	CC1 0 0 1


COMPARE RELATIVE

(Relative Addressing)

Mnemonic COMR,r (*)a

Binary Code





Description

This two-byte instruction causes the contents of the specified register r to be compared to the contents of the memory byte pointed to by the effective address. The comparison will be performed in either the "arithmetic" or "logical" mode depending upon the setting of the COM bit in the Program Status Word.

When COM=1 (logical mode), the values will be treated as 8-bit positive binary numbers; when COM=0, the values will be treated as 8-bit, two's complement numbers.

The execution of this instruction *only* causes the Condition Code to be set as in the following table.

Processor Registers Affected CC

Condition Code Setting

CC1	CCO
0	1
0	0
1	0
	0

66

COMPARE ABSOLUTE

	nem nary			•			COI	MA	,r					(*)	a(,)	X)									
1	1	1	0	1	1		r		1		IC	a	hi	gh	orc	der		a		ow		orde	er I	1	
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	

Execution Time 4 cycles (12 clock periods)

Description

This three-byte instruction causes the contents of register r to be compared to the contents of the memory byte pointed to by the effective address. The comparison will be performed in either the "arithmetic" or "logical" mode depending on the setting of the COM bit in the Program Status Word.

Where COM=1 (logical mode), the values will be treated as 8-bit, positive binary numbers; when COM=0 (arithmetic mode), the values will be treated as 8-bit, two's complement numbers.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0, byte 0, indicate the index register and the destination of the operation implicitly becomes register zero.

The execution of this instruction *only* causes the Condition Code to be set as in the following table.

Processor Registers Affected Condition Code Setting	CC	CC1	CCO
	Register r greater than memory byte	0	1
	Register r equal to memory byte	0	0
	Register r less than memory byte	1	0

ROTATE REGISTER LEFT

(Register Addressing)

 Mnemonic
 RRL,r


 Binary Code
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I

7 6 5 4 3 2 1 0 Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the specified register r to be shifted left one bit. If the WC bit in the Program Status Word is set to zero, bit #7 of register r flows into bit #0; if WC=1, then bit #7 flows into the Carry bit and the Carry bit flows into bit #0.

Register bit #4 flows into the IDC if WC=1.



Note: Whenever a rotate causes bit #7 of the specified register to change polarity, the OVF bit is set in the PSL.

Processor Registers Affected	C, CC, IDC, OVF				
Condition Code Setting	Register r	CC1	CC0		
	Positive	0	1		
	Zero	0	0		
	Negative	1	0		

ROTATE REGISTER RIGHT

(Register Addressing)

Mnemonic	RRR,r
----------	-------

Binary Code


0	1	0	1	0	0		r
7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the specified register r to be shifted right one bit. If the WC bit in the Program Status Word is set to zero, bit #0 of the register r flows into bit #7; if WC=1, then bit #0 of the register r flows into the Carry bit and the Carry bit flows into bit #7.

Register bit #6 flows into the IDC if WC=1.



Note: Whenever a rotate causes bit #7 of the specified register to change polarity, the OVF bit is set in the PSL.

Processor Registers Affected	C, CC, IDC, C	VF	
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

LOAD PROGRAM STATUS, UPPER

Mnemonic

Binary Code

1	0	0	1	0	0	1	0
7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

LPSU

Description

This one-byte instruction causes the current contents of the Upper Program Status Byte to be replaced with the contents of register zero.

See Program Status Word description for bit assignments. Bits #4 and #3 of the PSU are unassigned and will always be regarded as containing zeroes.

Processor Registers Affected	F, II, SP
Condition Code Setting	N/A

LOAD PROGRAM STATUS, LOWER

Mnemonic LPSL

Binary Code

1	0	0	1	0	0	1	1
7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the current contents of the Lower Program Status Byte to be replaced with the contents of register zero.

See Program Status Word description for bit assignments.

Processor Registers Affected CC, IDC, RS, WC, OVF, COM, C

Condition Code Setting

The CC will take on the value in bits #7 and #6 of register zero.

STORE PROGRAM STATUS, UPPER

Mnemonic

SPSU

Binary Code

0	0	0	1	0	0	1	0
7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the Upper Program Status Byte to be transferred into register zero.

See Program Status Word description for bit assignments. Bits #4 and #3 which are unassigned will always be stored as zeroes.


Processor Registers Affected	CC		
Condition Code Setting	Register Zero	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

STORE PROGRAM STATUS, LOWER

Mnemonic

SPSL

Binary Code



Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the contents of the Lower Program Status Byte to be transferred into register zero.

See Program Status Word description for bit assignments.


Processor Registers Affected	CC		
Condition Code Setting	Register Zero	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

PRESET PROGRAM STATUS UPPER, SELECTIVE (Immediate Addressing)

V

Mnemonic

Binary Code



Execution Time 3 cycles (9 clock periods)

PPSU

Description

This two-byte instruction causes individual bits in the Upper Program Status Byte to be selectively set to binary one. When this instruction is executed, each bit in the v field of the second byte of this instruction is tested for the presence of a one and if a particular bit in the v field contains a one, the corresponding bit in the status byte is set to binary one. Any bits in the status byte which are not selected are not modified.

Processor Registers Affected	F, II, SP
Condition Code Setting	N/A

PRESET PROGRAM STATUS LOWER, SELECTIVE (Immediate Addressing)

Mnemonic PPSL v

Binary Code

0	1	1	1	0	1	1	1		1	T	1	v	1	I	1
7	6	5		3	-			7		-	-	3	2	1	С

Execution Time 3 cycles (9 clock periods)

Description

This two-byte instruction causes individual bits in the Lower Program Status Byte to be selectively set to binary one. When this instruction is executed, each bit in the v field of the second byte of this instruction is tested for the presence of a one and if a particular bit in the v field contains a one, the corresponding bit in the status byte is set to binary one. Any bits in the status byte which are not selected are not modified.

Processor Registers Affected CC, IDC, RS, WC, OVF, COM, C

Condition Code Setting

The CC bits may be set by the execution of this instruction.

CLEAR PROGRAM STATUS UPPER, SELECTIVE

(Immediate Addressing)

Mnemonic CPSU v

Binary Code

Execution Time 3 cycles (9 clock periods)

Description


This two-byte instruction causes individual bits in the Upper Program Status Byte to be selectively cleared. When this instruction is executed, each bit in the v field of the second byte of this instruction is tested for the presence of a one and if a particular bit in the v field contains a one, the corresponding bit in the status byte is cleared to zero. Any bits in the status byte which are not selected are not modified.

Processor Registers Affected	F, II, SP
Condition Code Setting	N/A

CLEAR PROGRAM STATUS LOWER, SELECTIVE (Immediate Addressing)

Mnemonic CPSL

V



Execution Time 3 cycles (9 clock periods)

Description

Binary Code

This two-byte instruction causes individual bits in the Lower Program Status Byte to be selectively cleared. When this instruction is executed, each bit in the v field of the second byte of this instruction is tested for the presence of a one and if a particular bit in the v field contains a one, the corresponding bit in the status byte is cleared to zero. Any bits in the status byte which are not selected are not modified.

Processor Registers Affected

CC, IDC, RS, WC, OVF, COM, C

Condition Code Setting


The CC bits may be cleared by the execution of this instruction.

TEST PROGRAM STATUS UPPER, SELECTIVE

(Immediate Addressing)

Mnemonic TPSU

Binary Code



3 cycles (9 clock periods) **Execution Time**

Description

This two-byte instruction tests individual bits in the Upper Program Status Byte to determine if they are set to binary one. When this instruction is executed, each bit in the v field of this instruction is tested for the presence of a one, and if a particular bit in the v field contains a one, the corresponding bit in the status byte is tested for a one or zero. The Condition Code is set to reflect the result of this operation.

V

If a bit in the v field is zero, the corresponding bit in the status byte is not tested.

Processor Registers Affected	CC			
Condition Code Setting		CC1	CC0	
All of the	selected bits in PSU are 1s	0	0	
Not all of	the selected bits in PSU are 1s	1	0	

TEST PROGRAM STATUS LOWER, SELECTIVE

(Immediate Addressing)

Mnemonic TPSL v

Binary Code



Execution Time 3 cycles (9 clock periods)


Description

This two-byte instruction tests individual bits in the Lower Program Status Byte to determine if they are set to binary one. When this instruction is executed, each bit in the v field of this instruction is tested for a one, and if a particular bit in the v field contains a one, the corresponding bit in the status byte is tested for a one or zero. The Condition Code is set to reflect the result of this operation.

Processor Registers Affected CC

Condition Code Setting		CC1	CC0
	All of the selected bits in PSL are 1s	0	0
	Not all of the selected bits in PSL are 1s	1	0

ZERO BRANCH RELATIVE (Relative Addressing)



Execution Time 3 cycles (9 clock periods)

Description

This two-byte unconditional relative branch instruction directs the processor to calculate the effective address differently than the usual calculation for the Relative Addressing mode.

The specified value, a, is interpreted as a relative displacement from page zero, byte zero. Therefore, displacement may be specified from -64 to +63 bytes. The address calculation is modulo 8192_{10} , so the negative displacement actually will develop addresses at the end of page zero. For example, ZBRR -8, will develop an effective address of 8184_{10} , and a ZBRR +52 will develop an effective address of 52_{10} .

This instruction causes the processor to clear, address bits 13 and 14, the page address bits; and to replace the contents of the Instruction Address Register with the effective address of the instruction. This instruction may be executed anywhere within addressable memory.

Indirect addressing may be specified.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON CONDITION TRUE, RELATIVE

(Relative Addressing)

Mnemonic BCTR,v (*)a

Binary Code

0 0 0 1 0 6 5 4 3 2 0 7 6 5 4 3 2 1 0 7 1

Execution Time 3 cycles (9 clock periods)

Description


This two-byte conditional branch instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the two-bit v field matches the current Condition Code field (CC) in the Program Status Word.


If the v field and CC field do not match, the next instruction is fetched from the location following the second byte of this instruction.

Indirect addressing may be specified.

If the v field is set to 3_{16} , an unconditional branch is effected.

Processor Registers Affected	None
Condition Code Setting	N/A





Description

This three-byte conditional branch instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the two-bit v field matches the two-bit Condition Code field (CC) in the Program Status Word.

If the v field and CC field do not match, the next instruction is fetched from the location following the second byte of this instruction.

Indirect addressing may be specified.

If the v field is set to 3_{16} , an unconditional branch is effected.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON CONDITION FALSE, RELATIVE

Mnemonic BCFR,v (*)a

Binary Code

1	0	0	1	1	0	Γ	v	I	Τ	1	1	a	1	1	1
-							0						-	1	0

Execution Time 3 cycles (9 clock periods)

Description

This two-byte branch instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the two-bit v field does not match the two-bit Condition Code field (CC) in the Program Status Word. If there is no match, the contents of the Instruction Address Register are replaced by the effective address.

If the v field and CC field match, the next instruction is fetched from the location following the second byte of this instruction.

Indirect addressing may be specified.

The v field may not be set to 3_{16} as this bit combination is used for the ZBRR operation code.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON CONDITION FALSE, ABSOLUTE

(Absolute Addressing)

Mnemonic	BCFA,v	(*)a
Binary Code		

1	0	0	1	1	1		V I	Ī		a	h	igh		orc	ler				lov	N	or	de	r
7	6	5	4	3	2	1	0	7	-	-		~	0		0	7	6	5	4	3	2	1	0

	Execution	Time	3 cycles ((9	clock	periods
--	-----------	------	------------	----	-------	---------

Description

This three-byte instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the two-bit v field does not match the two-bit Condition Code field (CC) in the Program Status Word. If there is no match, the contents of the Instruction Address Register are replaced by the effective address.

If the v field and CC field match, the next instruction is fetched from the location following the second byte of this instruction.


Indirect addressing may be specified.

The v field may not be set to 3_{16} as this bit combination is used for the BXA operation code.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON INCREMENTING REGISTER, RELATIVE (Relative Addressing)

Mnemonic BIRR,r (*)a



Execution Time 3 cycles (9 clock periods)

Description

Binary Code

This two-byte branch instruction causes the processor to increment the contents of the specified register by one. If the new value in the register is non-zero, the next instruction to be executed is taken from the memory location pointed to by the effective address, i.e., the effective address replaces the previous contents of the Instruction Address Register. If the new value in register r is zero, the next instruction to be executed follows the second byte of this instruction.


Indirect addressing may be specified.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON INCREMENTING REGISTER, ABSOLUTE (Absolute Addressing)

Mnemonic	BIRA,r	(*)a
----------	--------	------

Binary Code



Execution Time 3 cycles (9 clock periods)

Description

This three-byte branch instruction causes the processor to increment the contents of the specified register by one. If the new value in the register is non-zero, the next instruction to be executed is taken from the memory location pointed to by the effective address, i.e., the effective address replaces the previous contents of the Instruction Address Register. If the new value of register r is zero, the next instruction to be executed follows the second byte of this instruction.

Indirect addressing may be specified.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON DECREMENTING REGISTER, RELATIVE (Relative Addressing)

Mnemonic BDRR,r (*)a

Binary Code

1

1

7

6 5 1 1 0 5 3

4

2

0

1

7 6

4 **Execution Time**

3 2 1

3 cycles (9 clock periods)

0

Description

This two-byte branch instruction causes the processor to decrement the contents of the specified register by one. If the new value in the register is non-zero, the next instruction to be executed is taken from the memory location pointed to by the effective address, i.e., the effective address replaces the previous contents of the Instruction Address Register. If the new value in register r is zero, the next instruction to be executed follows the second byte of this instruction.

Indirect addressing may be specified.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON DECREMENTING REGISTER, ABSOLUTE(Absolute Addressing)

Mnemonic	BDRA,r	(*)a

Binary Code

1	1	1	1	1	1		r	1		a a	hig	gh	or	de	r		a	T L	lov	V	orc	der	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Execution Time 3 cycles (9 clock periods)

Description

This three-byte instruction causes the processor to decrement the contents of the specified register by one. If the new value in the register is non-zero, the next instruction to be executed is taken from the memory location pointed to by the effective address, i.e., the effective address replaces the previous contents of the Instruction Address Register. If the new address in register r is zero, the next instruction to be executed follows the second byte of this instruction.

Indirect addressing may be specified.

Processor Registers Affected	None
Condition Code Setting	N/A


77

BRANCH ON REGISTER NON-ZERO, RELATIVE

(Relative Addressing)

Mnemonic BRNR,r (*)a

Binary Code



Execution Time 3 cycles (9 clock periods)

Description

This two-byte branch instruction causes the contents of the specified register r to be tested for a non-zero value. If the register contains a non-zero value, the next instruction to be executed is taken from the location pointed to by the effective address, i.e., the effective address replaces the current contents of the Instruction Address Register.

If the specified register contains a zero value, the next instruction is fetched from the location following the second byte of this instruction.

Indirect addressing may be specified.


Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH ON REGISTER NON-ZERO, ABSOLUTE

(Absolute Addressing)

Mnemonic BRNA,r (*)a

Binary Code



Execution Time 3 cycles (9 clock periods)

Description

The three-byte branch instruction causes the contents of the specified register r to be tested for a non-zero value. If the register contains a non-zero value, the next instruction to be executed is taken from the location pointed to by the effective address, i.e., the effective address replaces the contents of the Instruction Address Register.

If the specified register contains a zero value, the next instruction is fetched from the location following the third byte of this instruction.

Indirect addressing may be specified.

Processor Registers Affected	None
Condition Code Setting	N/A

BRANCH INDEXED, ABSOLUTE

Mnemonic BXA (*)a,X

Binary Code

1	0	0	1	1	1	1	1	Î	Τ	a	h	igh	0	rde	er	1	3	lov	∧ v	oro	der	
		100	-	1.000	1	100			-					-	0							

Execution Time 3 cycles (9 clock periods)

Description

This three-byte branch instruction causes the processor to perform an unconditional branch. Indexing is required and register #3 must be specified as the index register because the entire first byte of this instruction is decoded by the processor When executed, the content of the Instruction Address Register (IAR) is replaced by the effective address.

If indirect addressing is specified, the value in the index register is added to the indirect address to calculate the effective branch address.

Processor Registers Affected	None
Condition Code Setting	N/A

ZERO BRANCH TO SUBROUTINE, RELATIVE

(Relative Addressing)

Mnemonic	ZBSR	(*)a
		x /

Binary Code

1	0	1	1	1	0	1	1	1									
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		

Execution Time 3 cycles (9 clock periods)

Description

This two-byte unconditional subroutine branch instruction directs the processor to calculate the effective address differently than the usual calculation for the Relative Addressing mode.

The specified value a is interpreted as a relative displacement from page zero, byte zero. Therefore, displacement may be specified from -64 to +63 bytes. The address calculation is modulo 8192_{10} , so the negative displacement will develop addresses at the end of page zero. For example, ZBSR -10, will develop an effective address of 8182_{10} , and ZBSR 31 will develop an effective address of 31_{10} .

This instruction causes the processor to clear the page address bits, address bits 14 and 13, and may be executed anywhere within addressable memory.

Indirect addressing may be specified.

When executed, this instruction causes the Stack Pointer to be incremented by one, the address of the byte following this instruction is pushed into the Return Address Stack (RAS), and control is transferred to the effective address.

Processor Registers Affected	SP
Condition Code Setting	N/A

BRANCH TO SUBROUTINE ON CONDITION TRUE, RELATIVE (Relative Addressinal

Mnemonic BSTR,v (*)a

Binary Code

0	0	1	1	1	0		V V			T L	T	a	T L	T	1
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Execution Time 3 cycles (9 clock periods)

Description

This two-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch *only* if the two-bit v field matches the current Condition Code field (CC) in the Program Status Word. If the fields match, the Stack Pointer is incremented by one and the current contents of the Instruction Address Register, which points to the byte following this instruction, is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.

If the v field and CC field do not match, the next instruction is fetched from the location following the second byte of this instruction and the SP is unaffected.

Indirect addressing may be specified.


If v is set to 3_{16} , the BSTR instruction branches unconditionally.

Processor Registers Affected	SP
Condition Code Setting	N/A

(Absolute BRANCH TO SUBROUTINE ON CONDITION TRUE, ABSOLUTE Addressing)

Mnemonic BSTA,v (*)a

Binary Code



Execution Time 3 cycles (9 clock periods)

Description

This three-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch only if the two-bit v field matches the current Condition Code Field (CC) in the Program Status Word. If the fields match, the Stack Pointer is incremented by one and the current contents of the Instruction Address Register, which points to the byte following this instruction is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.

If the v field and the CC field do not match, the next instruction is fetched from the location following the third byte of this instruction and the Stack Pointer is unaffected.

Indirect addressing may be specified.

If v is set to 3_{16} , the BSTA instruction branches unconditionally.

Processor Registers Affected	SP
Condition Code Setting	N/A

BRANCH TO SUBROUTINE ON CONDITION FALSE, RELATIVE (Relative Addressing)

Mnemonic	BSFR,v	(*)a					
Binary Code							

1	0	1	1	1	0	V	1	T L	T	a	T L	1	
							7						

Execution Time

3 cycles (9 clock periods)

Description

This two-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch *only* if the two-bit v field does *not* match the current Condition Code field (CC) in the Program Status Word. If the fields do not match, the Stack Pointer is incremented by one and the current content of the Instruction Address Register, which points to the location following this instruction, is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.

If the v field and the CC match, the next instruction is fetched from the location following this instruction and the SP is unaffected.

Indirect addressing may be specified.

The v field may not be coded as 3_{16} because this combination is used for the ZBSR operation code.

Processor Registers Affected	SP
Condition Code Setting	N/A

BRANCH TO SUBROUTINE ON CONDITIONFALSE, ABSOLUTE (Absolute Addressing)

(*)a

Mnemo	onic
Binary	Code

1	0	1	1	1	1	v	I	Τ	a	hi	gh	0	rde	er]	a	lov	v	ord	er	
						0															

Execution Time 3 cycles (9 clock periods)

BSFA,v

Description

This three-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch only if the two-bit v field does *not* match the current Condition Code (CC) in the Program Status Word. If the fields do not match, the Stack Pointer is incremented by one and the current content of the Instruction Address Register, which points to the location following this instruction, is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.

If the v field and the CC match, the next instruction is fetched from the location following this instruction and the SP is unaffected.

Indirect addressing may be specified.


The v field may not be coded as 3_{16} as this combination is used for the BSXA operation code.

Processor Registers Affected	SP				
Condition Code Setting	N/A				

81

BRANCH TO SUBROUTINE ON NON-ZERO REGISTER, RELATIVE

(Relative Addressing)



Execution Time 3 cycles (9 clock periods)

Description

This two-byte subroutine branch instruction causes the contents of the specified register r to be tested for a non-zero value. If the register contains a non-zero value, the next instruction to be executed is taken from the location pointed to by the effective address. Before replacing the contents of the Instruction Address Register with the effective address, the Stack Pointer (SP) is incremented by one and the address of the byte following the instruction is pushed into the Return Address Stack (RAS).

If the specified register contains a zero value, the next instruction is fetched from the location following this instruction.

Indirect addressing may be specified.

Processor Registers Affected	SP
Condition Code Setting	N/A

BRANCH TO SUBROUTINE ON NON-ZERO REGISTER, ABSOLUTE

Mnemonic BSN	JA,r (*)a	(Absolute Addressing)
Binary Code		
0 1 1 1 1 1 r 7 6 5 4 3 2 1 0	I a high order 7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

Execution Time 3 cycles (9 clock periods)

Description

This three-byte subroutine branch instruction causes the contents of the specified register r to be tested for a non-zero value. If the register contains a non-zero value, the next instruction to be executed is taken from the location pointed to by the effective address. Before replacing the current contents of the Instruction Address Register (IAR) with the effective address, the Stack Pointer (SP) is incremented by one and the address of the byte following the instruction is pushed into the Return Address Stack (RAS).

If the specified register contains a zero value, the next instruction is fetched from the location following this instruction.

Indirect addressing may be specified.

Processor Registers Affected	SP
Condition Code Setting	N/A

BRANCH TO SUBROUTINE INDEXED, ABSOLUTE, UNCONDITIONAL

(*)a.X

Mnemonic

(Absolute Addressing)

Binary Code

1	0	1	1	1	1	1	1	1	a I	hi	gh	orc	er		a	lc	w	0	rde	er	
														0							

Execution Time 3 cycles (9 clock periods)

BSXA

Description

This three-byte instruction causes the processor to perform an unconditional subroutine branch. Indexing is required and register #3 must be specified as the index register because the entire first byte of this instruction is decoded by the processor.

Execution of this instruction causes the Stack Pointer (SP) to be incremented by one, the address of the byte following this instruction is pushed into the Return Address Stack (RAS), and the effective address replaces the contents of the Instruction Address Register.

If indirect addressing is specified, the value in the index register is added to the indirect address to calculate the effective address.

Processor Registers Affected	SP
Condition Code Setting	N/A

RETURN FROM SUBROUTINE, CONDITIONAL

Mnemonic

RETC,v

Binary Code

0 0 0 1 0 1 v 7 6 5 4 3 2 1 0

Execution Time 3 cycles (9 clock periods)

Description

This one-byte instruction is used by a subroutine to conditionally effect a return of control to the program which last issued a subroutine branch instruction.

If the two-bit v field in the instruction matches the Condition Code field (CC) in the Program Status Word, the following action is taken: The address contained in the top of the Return Address Stack replaces the previous contents of the Instruction Address Register (IAR), and the Stack Pointer is decremented by one.

If the v field does not match CC, the return is not effected and the next instruction to be executed is taken from the location following this instruction.


If v is specified as 3_{16} , the return is executed unconditionally.

Processor Registers Affected	SP
Condition Code Setting	N/A

RETURN FROM SUBROUTINE AND ENABLE INTERRUPT CONDITIONAL

Mnemonic RETE,v

Binary Code



Execution Time 3 cycles (9 clock periods)

Description

This one-byte instruction is used by a subroutine to conditionally effect a return of control to the program which last issued a subroutine branch instruction. Additionally, if the return is effected, the Interrupt Inhibit (II) bit in the Program Status Word is cleared to zero, thus enabling interrupts. This instruction is mainly intended to be used by an interrupt handling routine because receipt of an interrupt causes a subroutine branch to be effected and the Interrupt Inhibit bit to be set to 1. The interrupt handling routine must be able to return and enable simultaneously so that the interrupt routine cannot be interrupt unless that is specifically desired.

If the two-bit v field in the instruction matches the Condition Code field (CC) in the Program Status Word, the following action is taken: The address contained in the top of the Return Address Stack (RAS) replaces the previous contents of the Instruction Address Register (IAR), the Stack Pointer is decremented by one and the II bit is cleared to zero.

If the v field does not match CC, the return is not effected and the next instruction to be executed is taken from the location following this instruction.

If v is specified as 3_{16} , the return is executed unconditionally.

Processor Registers Affected	SP,II
Condition Code Setting	N/A

READ DATA

(Register Addressing)

Mnemonic REDD,r **Binary Code**

0 0 0

7 6 5 4 3 2 1

Execution Time 2 cycles (6 clock periods)

Description

This one-byte input instruction causes a byte of data to be transferred from the data bus into register r. Signals on the data bus are considered to be true signals, i.e., a high level will be set into the register as a one.

When executing this instruction, the processor raises the Operation Request (OPREQ) line, simultaneously switching the M/\overline{IO} line to \overline{IO} and the R/W to R (Read). Also, during the OPREQ signal, the D/C line switches to D (Data) and the E/NE switches to NE (Non-extended).

See Input/Output section of this manual.

Processor Registers Affected	CC							
Condition Code Setting	Register r	CC1	CC0					
	Positive	0	1					
	Zero	0	0					
	Negative	1	0					

READ CONTROL

REDC,r Mnemonic

Binary Code

0	0	1	1	0	0		r
7	6	5	4	3	2	1	0

2 cycles (6 clock periods) **Execution Time**

Description

This one-byte input instruction causes a byte of data to be transferred from the data bus into register r. Signals on the data bus are considered to be true signals, i.e., a high level will be set into the register as a one.

When executing this instruction, the processor raises the Operation Request (OPREQ) line, simultaneously switching the M/\overline{IO} line to \overline{IO} , the \overline{R}/W line to \overline{R} (Read), the D/\overline{C} line to \overline{C} (Control), and the $E/N\overline{E}$ line to $N\overline{E}$ (Non-extended).

CC

See Input/Output section of this manual.

Processor	Registers	Affected	
-----------	-----------	----------	--

Condition Code Setting

Register r	CC1	CC0
Positive	0	1
Zero	0	0
Negative	1	0

READ EXTENDED

(Immediate Addressing)

Mr	nem		RE	DE	Ē,r					V					
Bir	nary	C	ode	9											
0	1	0	1	0	1	r r	1	Г	Т	Т	Т	V	Т	T	-

4 3 2

1		r			1		v	1	1	I.
_	1	_	L	1	1	1	1	1	1	1
	1	0	7	6	5	4	3	2	1	0

Execution Time 3 cycles (9 clock periods)

Description

6 5 7

This two-byte input instruction causes a byte of data to be transferred from the data bus into register r. During the execution of this instruction, the content of the second byte of this instruction is made available on the address bus. Signals on the data bus are true signals, i.e., a high level is interpreted as a one.

During execution, the processor raises the Operation Request (OPREQ) line, simultaneously placing the contents of the second byte of the instruction on the address bus. During the OPREQ signal, the M/\overline{IO} line is switched to \overline{IO} , the \overline{R}/W line to \overline{R} (Read), line and the E/\overline{NE} line to E (Extended).

See Input/Output section of this manual.


Processor Registers Affected	CC		
Condition Code Setting	Register r	CC1	CC0
	Positive	0	1
	Zero	0	0
	Negative	1	0

WRITE DATA

(Register Addressing)

Mnemonic WRTD,r

Binary Code



Execution Time 2 cycles (6 clock periods)

Description

This one-byte output instruction causes a byte of data to be made available to an external device. The byte to be output is taken from register r and made available on the data bus. Signals on the data bus are true signals, i.e., high levels are ones.

When executing this instruction, the processor raises the Operation Request (OPREQ) line and simultaneously places the data on the Data Bus. Along with the OPREQ, the M/IO line is switched to \overline{IO} , the \overline{R}/W signal is switched to W (Write), and a Write Pulse (WRP) is generated. Also, during the valid OPREQ signals, the D/\overline{C} line is switched to D (Data) and the E/\overline{NE} line is switched to \overline{NE} (Non-extended).

See Input/Output section of this manual.

Processor Registers Affected	None
Condition Code Setting	N/A

WRITE CONTROL

(Register Addressing)

Mnemonic	WRTC,r

Binary Code

1	0	1	1	0	0		r I
7	6	5	4	3	2	1	0

Execution Time 2 cycles (6 clock periods)

Description

This one-byte output instruction causes a byte of data to be made available to an external device.

The byte to be output is taken from register r and made available on the data bus. Signals on the data bus are true signals, i.e., high levels are ones

When executing this instruction, the processor raises the Operation Request (OPREQ) line and simultaneously places the data on the Data Bus. Along with the OPREQ signal, the M/\overline{IO} line is switched to \overline{IO} , the \overline{R}/W signal is switched to W (Write), the D/\overline{C} line is switched to \overline{C} (Control), the E/\overline{NE} is switched to \overline{NE} (Non-extended), and a Write Pulse (WRP) is generated.

See the Input/Output section of this manual.

Processor Registers Affected	None
Condition Code Setting	N/A

WRITE EXTENDED

7 6 5 4 3 2 1 0

Mnemonic						WRTE,r				V								
Bir	nar	Y C	od	е														
1	1	0	1	0	1		r	1	Γ	Т	T	Т		V	Т	Т	Т	

Execution Time 3 cycles (9 clock periods)

, Description

This two-byte output instruction causes a byte of data to be made available to an external device. The byte to be output is taken from register r and is made available on the data bus. Simultaneously, the data in the second byte of this instruction is made available on the address bus. The second byte, v, may be interpreted as a device address.

0

Signals on the busses are true levels, i.e., high levels are ones.

7 6 5 4 3 2 1

When executing this instruction, the processor raises the Operation Request (OPREQ) line and simultaneously places the data from register r on the data bus and the data from the second byte of this instruction on the address bus. Along with OPREQ, the M/\overline{IO} line is switched to \overline{IO} , the \overline{R}/W line is switched to W (Write), the $\overline{E}/\overline{NE}$ line is switched to E (Extended), and a Write Pulse (WRP) is generated.

See the Input/Output section of this manual.

Processor Registers Affected	None
Condition Code Setting	N/A

NO OPERATION

Mnemonic

Binary Code

 1
 1
 0
 0
 0
 0
 0

 7
 6
 5
 4
 3
 2
 1
 0

Execution Time 2 cycles (6 clock periods)

NOP

Description

This one-byte instruction causes the processor to take no action upon decoding it. No registers are changed, but fetching and executing a NOP instruction requires two processor cycles.

Processor Registers Affected	None
Condition Code Setting	N/A

87

TEST UNDER MASK IMMEDIATE

(Immediate Addressing)

Mnemonic TMI,r

Binary Code



Execution Time 3 cycles (9 clock periods)

Description

This two-byte instruction tests individual bits in the specified register r to determine if they are set to binary one. During execution, each bit in the v field of the instruction is tested for a one, and if a particular bit in the v field contains a one, the corresponding bit in register r is tested for a one or zero. The condition code is set to reflect the result of the operation.

v

If a bit in the v field is zero, the corresponding bit in register r is not tested.

Processor Registers Affecte	d CC			
Condition Code Setting		CC1	CC0	
	All of the selected bits are 1s	0	0	
	Not all of the selected bits are 1s	1	0	

DECIMAL ADJUST REGISTER

Mnemonic DAR,r

Binary Code

1	0	0	1	0	1		r	
7	6	5	4	3	2	1	0	

Execution Time 3 cycles (9 clock periods)

Description

This one-byte instruction conditionally adds a decimal ten (two's complement negative six in a four-bit binary number system) to either the high order 4 bits and/or the low order 4 bits of the specified register r.

The truth table below indicates the logical operation performed. The operation proceeds based on the contents of the Carry (C) and Interdigit Carry (IDC) bits in the Program Status Word. The C and IDC remain unchanged by the execution of this instruction.

This instruction allows BCD sign magnitude arithmetic to be performed on packed digits by the following procedure.

BCD Addition:

- 1. add 66_{16} to augend
- 2. perform addition of addend and augend
- 3. perform DAR instruction

BCD Subtraction:

- 1. perform subtraction (2's complement of subtrahend is added to the minuend)
- 2. perform DAR instruction

Since this operation is on sign-magnitude numbers, it is necessary to establish the sign of the result prior to executing in order to properly control the definition of the subtrahend and minuend.

Carry	Interdigit Carry	Added to Register r
0	0	AA ₁₆
0	1	A0 16
1	1	00 16
1	0	0A 16

CC

Processor Registers Affected


Condition Code Setting

The Condition Code is set to a meaningless value.

HALT, ENTER WAIT STATE

Mnemonic HALT

Binary Code



Execution Time 2 cycles (6 clock periods)

Description

This one-byte instruction causes the processor to stop executing instructions and enter the WAIT state. The RUN/WAIT line is set to the WAIT state.

The only way to enter the RUN state after a HALT has been executed, is to reset the 2650 or to interrupt the processor.

Processor Registers Affected	None
Condition Code Setting	N/A

SIGNETICS 2650 MICROPROCESSOR 0 ASSEMBLER LANGUAGE 0



CONTENTS


III 2650 ASSEMBLER LANGUAGE

INTRODUCTION	3
LANGUAGE ELEMENTS 97	7
Characters	7
Symbols	7
Constants	7
Multiple Constant Specifications	3
Expressions)
Special Operators)
SYNTAX 101	1
Fields	1
Symbols	2
Symbolic References	2
Symbolic Addressing 102	2
PROCESSOR INSTRUCTIONS 10	5
DIRECTIVES TO THE 2650 ASSEMBLER 106	5
THE ASSEMBLY PROCESS 115	ō
Assembly Listing	3



CHAPTER III

2650 ASSEMBLER LANGUAGE



INTRODUCTION

The assembly language described in this document is a symbolic language designed specifically to facilitate the writing of programs for the Signetics 2650 processor. The 2650 Assembler is a program which accepts symbolic source code as input and produces a listing and/or an object module as output.

The assembler is written in standard FORTRAN IV and is available either through a timesharing service or in batch form directly from Signetics. This is done to assure compatibility and ease of installation on a user's own computer equipment. It is modular and may be executed in an overlay mode should memory restrictions make that necessary. The program is approximately 1,250 FORTRAN card images in length.

An attempt was made in the design of the language to make it similar to other contemporary assembler languages because it was felt that such similarity would reduce the learning time necessary to become proficient in this language. The 2650 assembler features forward references, self-defining constants, free format source code, symbolic addressing, syntax error checking, load module generation, and source statement listing.

In order to understand the 2650 instruction set, architecture, timing, interface requirements and electrical characteristics, the reader is referred to the Signetics 2650 Hardware Specification section.

The assembler is a two pass program that builds a symbol table, issues helpful error messages, produces an easily readable program listing and outputs a computer readable object (load) module.

The assembler features symbolic and relative addressing, forward references, complex expression evaluations and a versatile set of Pseudo-Operations. These features aid the programmer/engineer in producing welldocumented, working programs in a minimum of time. Additionally, the assembler is capable of generating data in several number based systems as well as both ASCII and EBCDIC character codes.

ASSEMBLER LANGUAGE

The assembler language provides a means to create a computer program. The features of the Assembler are designed to meet the following goals:

- Programs should be easy to create
- Programs should be easy to modify
- Programs should be easy to read and understand
- A machine readable, machine language module to be output

This assembler language has been developed with the following features:

- Symbolic machine operation codes (op-codes, mnemonics)
- Symbolic address assignment and references
- Relative addressing
- Data creation statements
- Storage reservation statements
- Assembly listing control statements
- Addresses can be generated as constants
- Character codes may be specified as ASCII or EBCDIC
- Comments and remarks may be encoded for documentation

As Assembly language program is a program written in <u>symbolic machine</u> language. It is comprised of <u>statements</u>. A statement is either a symbolic machine instruction, a pseudo-operation statement, or a comment.

The symbolic machine instruction is a written specification for a particular machine operation expressed by symbolic operation codes and sometimes symbolic addresses or operands. For example:

LOC2	STRR, RO SAV
Where:	
LOC2	is a symbol which will represent the memory address of the instruction.
STRR	is a symbolic <u>op-code</u> which represents the bit pattern of the "store relative" instruction.
RO	is a symbol which has been defined as register 0 by the "EQU pseudo-op".
SAV	is a symbol which represents the memory location into which the contents of register 0 are to be stored.

A pseudo-operation statement is a statement which is not translated into a machine instruction, but rather is interpreted as a directive to the assembler program. Example:

STATEMENTS

Statements are always written in a particular format. The format is depicted below:

LABEL FIELD OPERATION FIELD OPERAND FIELD COMMENT FIELD

The statement is always assumed to be written on an 80 column data processing card or an 80 column card image.

The <u>Label Field</u> is provided to assign symbolic names to bytes of memory. If present, the Label Field must begin in logical column one.

The <u>Operation Field</u> is provided to specify a symbolic operation code or a pseudo-operation code. If present, the Operation Field must either begin past column one or be separated from logical column one by one or more blanks. The Operand Field is provided to specify arguments for the operation in the Operation Field. The Operand Field, if present, is separated from the Operation Field by one or more blanks.

The <u>Comment Field</u> is provided to enable the assembly language programmer to optionally place an English message stating the purpose or intent of a statement or a group of statements. The Comment Field must be separated from the preceding field by one or more blanks.

COMMENT STATEMENT

A Comment Statement is a statement that is not processed by the assembler program. It is merely reproduced on the assembly listing. A Comment Statement is indicated by encoding an asterisk in logic column one. Example:

***THIS IS A COMMENT STATEMENT**

Logical columns 72-80 are never processed by the assembler, they are always reproduced on the assembly listing without processing. This field is a good place for sequence numbers, if desired.

SYMBOLIC ADDRESSING

When writing statements in symbolic machine language, i.e., assembler language, the machine operation code is usually expressed symbolically. For example, the machine instruction that stores data from register 0 into a memory location named SAV, may be expressed as:

STRA, RO SAV

The assembler, when translating this symbolic operation code and its arguments into machine language for the 2650, defines three bytes containing H'CC0020', where '0020' is the value of SAV.

The address of the translated bytes is known because the Assembly Program Counter is always set to the address of the next byte to be assembled.

The user can attach a label to an instruction:

SAVR STRR,R0 SAV

The assembler, upon seeing a valid symbol in the label field, assigns the equivalent address to the label. In the given example, if the STRR instruction is to be stored in the address H'0127', then the symbol SAVR would be made equivalent to the value H'0127' for the duration of the assembly.

The symbol could then be used anywhere in the source program to refer to the address value or, more typically, it could be used to refer to the instruction location. The important concept is that the address of the instruction need not be known; only the symbol need to be used to refer to the instruction location. Thus, when branching to the STRR instruction, one could write:

BCTA,3 SAVR

When the three byte branch instruction is translated by the assembler,

the address of the STRR instruction is placed in the address field of the branch instruction.

It is also possible to use symbolic addresses which are near other locations to refer to those locations without defining new labels. For example:

	BCTR,3	BEG
	BCTR,0	BEG+4
	ANDZ	3
	BSTR,3	S+48
BEG	LODA,2	PAL
	HALT	
	SUBI,2	3

In the above example, the instruction "BCTR,3 BEG" refers to the LODA,2 PAL instruction. The instruction "BCTR,0 BEG+4" refers to the SUBI,2 3 instruction.

BEG+4 means the address BEG plus four bytes. This type of expression is called relative symbolic addressing and given a symbolic address; it can be used as a landmark to express several bytes before or after the symbolic address. Examples:

BCTR,3	PAL+23
BSTA,0	STT-18

The arguments are evaluated like any other expression and cannot exceed in value the maximum number that can be contained in a FORTRAN integer constant.

PROGRAM COUNTER

During the assembly process the assembler maintains a FORTRAN Integer cell that always contains the address of the next memory location to be assembled. This cell is called the Program Counter. It is used by the assembler to assign addresses to assembled bytes, but it is also available to the programmer.

The character "\$" is the only valid symbol containing a special character that the assembler recognizes without error. "\$" is the symbolic name of the Program Counter. It may be used like any other symbol, but it may not appear in the label field.

When using the "\$", the programmer may think of it as expressing the idea "\$" = "address of myself". For example,

108₁₆ BCTR,3 \$

This branch instruction is in location 108_{16} . The instruction directs the microprocessor to "branch to myself". The Program Counter in this example contains the value 108_{16} .

LANGUAGE ELEMENTS

Input to the assembler consists of a sequence of characters combined to form assembly language elements. These language elements include symbols, instruction mnemonics, constants and expressions which make up the individual program statements that comprise a source program.

CHARACTERS

Alphabetic: Numeric: Special characters:

- A through Z 0 through 9 blank
- (left parenthesis
-) right parenthesis
- + add or positive value
- subtract or negative value
- * asterisk
- single quote
- , comma
- / slash
- \$ dollar sign
- < less than sign
- > greater than sign

SYMBOLS

Symbols are formed from combination of characters. Symbols provide a convenient means of identifying program elements so they can be referenced by other elements.

- 1. Symbols may consist of 1 to 4 alphanumeric characters: A through Z, 0 through 9.
- 2. Symbols must begin with an alphabetic character.
- 3. The character \$ is a special symbol which may be used in the argument field of a statement to represent the current value of the Location Counter.
- 4. The character * is a special symbol which is used as an indirect address indicator.
- 5. The characters + and are also used as auto-increment/auto-decrement indicators.

The following are examples of valid symbols:

DOP1	RAV3
AA	TEMZ

The following are examples of invalid symbols:

1LAR	begins with numeric
PA N	imbedded blank

CONSTANTS

A constant is a self-defining language element. Unlike a symbol, the value of a constant is its own "face" value and is invariant. Internal numbers are represented in 2's complement notation. There are two forms in which constants may be written: the Self-Defining Constant and the General Constant.

SELF-DEFINING CONSTANT

The self-defining constant is a form of constant which is written directly in an instruction and defines a decimal value. For example:

LODA,R3 BUFF+65

In this example, 65 is a self-defining constant. The maximum value of the integer constant expressed by a self-defining constant is that which, when expressed in binary, will fit within the basic arithmetic unit of the host computer (typically 1 word).

GENERAL CONSTANT

The general constant is also written directly in an instruction, but the interpretation of its value is dictated by a code character and delimited by quotation marks.

LODA,R3 BUFF+H'3E'

In this example, the code letter H specifies that 3E is a hexadecimal constant equivalent to decimal value 62.

The maximum size of a number generated by a general constant form (B, O, D, H) may be no larger than the size of the FORTRAN integer cell of the host computer. However, the most important concept to understand when using constant forms is that the final value of a resolved expression must fit the constraints of the actual field destined to contain the value. For example:

LODA,R2 PAL+H'3EE2'-H'3EE0'

In this case, the argument, when resolved, must fit into the 13 bits in the actual machine instruction. Even though each of the two hexadecimal constants are larger than can fit into 13 bits, the final value of the expression is containable in 13 bits and therefore the constants are permitted. Similarly, the statement DATA H'3FE' is not allowed, as the DATA statement defines one byte quantities and H'3FE' specifies more than 8 bits. Summarily, the size of the evaluated expressions must be less than or equal to their corresponding data fields. There are 6 types of General Constants:

Code	Type
В	Binary Constant
Ο	Octal Constant
D	Decimal Constant
Н	Hexadecimal Constant

- E EBCDIC Character Constant
- A ASCII Character Constant

B: BINARY CONSTANT

A binary constant consists of an optionally signed binary number of up to 8 bits enclosed in single quotes and preceded by the letter B, e.g., B'1011011'. Binary information is stored right justified.

O: OCTAL CONSTANT

An octal constant consists of an optionally signed octal number enclosed

by single quotation marks and preceded by the letter O, e.g., O'352'. The value will be right justified.

D: DECIMAL CONSTANT

A decimal constant consists of an optionally signed decimal number enclosed by single quotation marks and preceded by the letter D, e.g., D'249'. The value will be right justified.

H: HEXADECIMAL CONSTANT

A hexadecimal constant consists of an optionally signed hexadecimal number enclosed in single quotation marks and preceded by the letter H, e.g., H'3F'. The value will be right justified.

E: EBCDIC CHARACTER CONSTANT

An EBCDIC character consists of a string of EBCDIC characters enclosed by single quotation marks and preceded by the letter E, e.g., E'ARE YOU THERE?'. Each character will be encoded in 8-bit EBCDIC and stored in successive bytes. The maximum number of characters which may be specified in one character string constant is 16.

A: ASCII CHARACTER CONSTANT

An ASCII character constant consists of a string of ASCII characters enclosed by quotation marks and preceded by the letter A. For example: A'HELLO THERE'. Each character will be encoded in 7-bit ASCII and stored in successive bytes. The high order bit is always set to zero in each allocated byte. Up to 16 characters may be specified in one statement.

Note: See Appendix C for permissible characters and their equivalent ASCII and EBCDIC codes. To specify a single quotation mark as a character constant it must appear twice in the character string, e.g., A'TYPE' 'HELP' 'NOW' will appear in storage as TYPE'HELP'NOW.

MULTIPLE CONSTANT SPECIFICATIONS

General constant forms, except A and E, allow multiple specifications within the constant expression. For example: D'52, 21, 208, 27'. A comma separates each byte specification and successive specifications determine successive bytes of storage. Only 16 bytes of information may be specified in any one general constant form and each byte may be optionally signed. For example:

H'03,-F2,+11,-8,33,0' O'271,133'.

EXPRESSIONS

An expression is an assembly language element that represents a value. It consists of a single term or a combination of terms separated by arithmetic operators. A term may be a valid symbolic reference, a self-defining constant or a general constant.

It is important to understand that although individual terms in a expression may exceed the number size restriction of the 2650 (one or two bytes), they may not cause the number size of the host computer's integer FORTRAN constant to be exceeded.

Examples of valid expressions:

LOOP	PAL-\$
LOOP+5	\$-PAL+3
SAM+3-LOOP	BIT-3+H'3H'

Note: The special symbol $^{\prime}\$^{\prime}$ represents the current value of the location counter.

SPECIAL OPERATORS

There are two special operators that are recognized by the assembler. They are:

< less than sign

A

> greater than sign

The assembler interprets these operators in a special way:

< perform a modulo 256 divide (use high order byte)

> perform a divide by 256 (use low order byte)

These operators, when used, must appear as the first character in the argument field. If they are imbedded in an expression, the results are unpredictable.

These special operators are intended to be used to access a two byte address in one byte parts using a minimum of storage. For example, if it is desired to get the high order bits of an address (ADDB) into register 2 and the low order bits into register 1 it could be done as follows:

	LODR,R2	APAL
	LODR,R1	APAL+1
	• • •	
	• • •	
PAL	ACON	ADDB

or, by utilizing the special operators, it could be done as follows:

LODI,R2	<addbb by="" started="" th="" the="" the<=""></addbb>
LODI,R1	>ADDB

The first method uses 6 bytes to accomplish what the second method can do in 4 bytes.

The special operators care most often used to facilitate the passing of an address in registers.

SYNTAX

Assembly language elements may be combined to symbolically express both 2650 instructions and assembler directives. There are specific rules for writing these instructions. This set of rules is known as the Syntax of the symbolic assembler language. The following description assumes a logical input of an 80-column data processing card, but since the host assembler is written in Fortran, the input media may be magnetic tape, magnetic disk, paper tape, etc. Only the format statement for input need be changed to accommodate the various input media.

FIELDS

A statement prepared for processing by the assembler is logically divided into four fields: the Name Field, the Operation Field, the Argument Field and the Comment Field. Each field is separated by at least one blank character. No continuation cards are allowed, and only logical columns 1 through 72 are scanned by the assembler. Logical columns 73 through 80 inclusive may be used for any desired purpose.

NAME FIELD

The name (or label) field optionally contains a symbolic name which the assembler assigns to the instruction specified in the remaining part of the line. If a name is specified, it must begin in logical column 1. The assembler assumes that there is no name if logical column 1 is blank. The name field, if present, must contain only a valid symbol.

OPERATION FIELD

The operation field contains a mnemonic code which represents a 2650 processor operation or an assembly directive. The operation field must be present in every non-comment line. See Appendix A for a list of the valid mnemonic codes. Additionally, depending on the instruction type, the operation field may also specify a general purpose register or a condition code.

ARGUEMENT FIELD

The argument field contains one or more symbols, constants or expressions separated by commas. The argument field specifies storage locations, constants, register specifications and any other information necessary to completely specify a machine operation or an assembler directive. Embedded blanks are not permitted as they are considered field terminators.

COMMENT FIELD

The comment field contains any valid characters in any combination. The comment field is not processed by the assembler, but is merely reproduced on the listing next to the accompanying instruction. It is usually used to explain the purpose or intention of a particular instruction or group of instructions.

COMMENT CARD

An entire 72 column line may be utilized to print comments by coding an asterisk (*) in column 1. This entire card is merely reproduced on the assembly listing without processing by the assembler.

SYMBOLS

Symbols are used in the name field of a symbolic machine instruction to identify that particular instruction and to represent its address. Symbols may be used for other purposes, such as the symbolic representation of some memory address, the symbolic representation of a constant, the symbolic representation of a register, etc.

No matter how the symbol is used, it must be defined. A symbol is defined when the assembler knows what value the symbol represents. There is only one way to define a symbol. The symbol must at some time appear either in the name field of an instruction or of an assembler directive. The symbol will be assigned the current value of the Location Counter when it appears in the name field of a machine instruction, or it may be assigned some other value through use of the EQU assembler directive. A symbol may not appear in the name field more than once in a program, because this would cause the assembler to try to redefine an already defined label. The assembler will not do this and will flag the second appearance of a particular label as an error.

SYMBOLIC REFERENCES

Symbols may be used to refer to storage designations, register assignments, constants, etc. For example:

Address	Name	Operation	Argument
101	MAZE	DATA	H'F5'
102		LODA,3	MAZE

The symbolic label "MAZE" represents the address 101. It is used in the machine instruction at address 102 to tell the assembler to build an instruction LODA,3 101. The symbolic label, in this case, is a way for the programmer to specify an address without knowing exactly what the address should be when he writes the program. In this example, assume there was a need to modify this sequence of code: a data statement was inserted between the original two statements.

Address	Name	Operation	Argument
99	MAZE	DATA	H'F5''
9A,9B		DATA	H'FE, 3A'
9C		LODA,3	MAZE

Even though there was a program change which caused the data at MAZE to be located at address 99, the load instruction referencing the data didn't have to be rewritten because the assembler could provide the proper physical address for the symbolic address MAZE. The instruction at address 9C will be assembled as LODA, 3 99.

SYMBOLIC ADDRESSING

When writing instructions in the symbolic assembler language for the 2650, the addresses may be expressed through symbolic equivalents. The assembler will translate the symbolic address to its numeric equivalent during the assembly process.

It is good programming practice to make all address references symbolic, as this greatly eases the programmer's job in producing a working program. To make the register specification symbolic, one could equate a symbol to the register number:

RG3	EQU	3
	LODA,RG3	MAZE

FORWARD REFERENCES

A previously defined symbol is one which has appeared in the name field before it is referenced (as above). In contrast, a forward reference is a symbolic reference to a line of code when the symbol has not yet appeared in the name field. For example:

	ADDA,2	COEF
	• • •	
	• • •	
COEF	DATA	D'123'

Forward references may be used anywhere in a program with the following exceptions:

1. The register/condition field.

2. The symbolic argument fields of EQU, RES, ORG and DATA statements.

RELATIVE ADDRESSING

The programmer may reference a memory cell either directly or via relative addressing. To refer directly to a memory cell of symbolic address MAIN, one has merely to use the name MAIN in the argument field of the referencing instruction. For example:

BIRA,R2 MAIN

It is also possible to express the address of a memory cell symbolically if some nearby cell is symbolically assigned. For example, to load the memory cell which is 5 cells higher in memory than the cell named MAIN, one need only to refer to it as MAIN+5:

LODA,2 MAIN+5

This later method is called relative addressing, and the relative count may be given as + or - the maximum value which can be held in one integer variable of the host computer's FORTRAN compiler.

THE LOCATION COUNTER AND SYMBOL "\$"

There is one symbolic name, "\$", which is automatically defined by the assembler. This single character name is always symbolically equated to the assembler's Location Counter. Since the Location Counter is used by the assembler during the assembly process and is usually equated to the address of the next byte to be assembled, it represents the address of the instruction or data currently being specified. For example: BCTR,3 \$+5. The branch address will be interpreted by the assembler to be the address of the first byte of the branch instruction plus 5 bytes.

HARDWARE RELATIVE ADDRESSING

When using instructions which use "hardware relative addressing" (as distinguished from relative addressing discussed earlier in this section), it is important to realize the assembler will not only evaluate the expression which is given as an operand address, but will convert it to a hardware relative address (see the Hardware Specifications manual for a description of the addressing modes). For example:

Address	Name	Operation	Argument
100	SAM	LODA,R2	PAL
103		SUBI,R2	- 3
105		BIRR,R3	SAM
107	next instruction		

In this code, the BIRR instruction specifies hardware relative addressing. Even though the equivalent value of the symbolic address SAM is 100, the relative addressing instruction requires a displacement relative to the address of the next sequential instruction. Therefore, the operand SAM will be evaluated as = -(current location counter+length of BIRR instruction-SAM) = -(105+2-100) = -(+7) = -7. Remember, where the hardware instruction calls for "hardware relative addressing", the expression in the operand field will be evaluated as the displacement from the address of the next sequential instruction. The value of this displacement may range from -64 to +63.

INDIRECT ADDRESSING

The symbol "*" is used to specify indirect addressing. For example:

	BCTA,3	*SAM
	• • •	
	• • •	
SAM	ACON	SUBR

In this code, the BCTA instruction specifies indirect addressing. The assembler will set the indirect bit (byte #1, bit #7) for this instruction.

AUTO-INCREMENT AND AUTO-DECREMENT

The symbol "+" and "-" are used to specify auto-increment and autodecrement, respectively. For example:

LODA,R0 BUF,R3,+

In this code, which specifies auto-increment, the assembler sets bits #6 and #5 of byte #1 to "01" for this instruction. This option is specified in the instruction set tables as (,X).

PROCESSOR INSTRUCTIONS

2650 machine instructions may be written in symbolic code. All features provided by the assembler such as symbolic addressing and constant generation may be used. The fields described below are free form and are separated by at least one blank character. The name, however, if present, must begin in logical column 1.

LABEL	OPERATION	OPERAND	COMMENTS
name	opcode	operand(s)	
Where:			
LABEL FIELD		ptional label which symbolic address of t	
OPERATION FIELD	codes as deta Directive. This specifies a regis All symbols us	f the 2650 processor m iled in Appendix A, s field may include a ter or value as required ted in this field must h symbolic forward ref	or any Assembler n expression which l by the instruction. ave been previously
OPERAND FIELD	address indica specification, a constant speci	r more operand eleme tor, operand express auto-increment/auto-d fication, etc., depend articular instruction.	ion, index register ecrement indicator,
COMMENTS FIELD	reproduced in The Comment	s following the argu the assembly listing s Field must be separ at least one blank.	without processing.

Note: Refer to Appendix E for a summary of the mnemonic op-codes and see 2650 Hardware Specifications.

DIRECTIVES TO THE 2650 ASSEMBLER

There are eleven directives which the assembler will recognize. These assembler directives, although written much like processor instructions, are simply commands to the assembler instead of to the processor. They direct the assembler to perform specific tasks during the assembly process, but have no meaning to the 2650 processor. These assembler directives are:

> ORG EQU ACON DATA RES END EJE PRT SPC TITL PCH

ORG SET LOCATION COUNTER

The ORG directive sets the assembly Location Counter to the location specified. The assembler assumes an ORG 0 at the beginning of the program if no ORG statement is given.

LABEL	OPERATION	OPERAND
{name}	ORG	expression

Where:

name	optionally	provides	а	symbol	whose	value	will	be
	equated to	the specifi	ied	location.				

expression when evaluated, results in a positive integer value. This value will replace the contents of the location counter, and bytes, subsequently assembled will be assigned sequential memory addresses beginning with this value. Any symbols which appear in the argument must have been previously defined.

Examples:

LARR	ORG	YORD
STAR	ORG	H'100'

EQU SPECIFY A SYMBOL EQUIVALENCE

The EQU directive tells the assembler to equate the symbol in the name field with the evaluatable expression in the argument field.

LABEL	OPERATION	OPERAND
name	EQU	expression

Where:

name

is the symbol which is to be assigned some value by the execution of this directive.

expression may be resolved to zero or some integer value which is containable in the host computer's FORTRAN integer cell. If a symbol is used in the argument, it must have been previously defined.

Examples:

PAL	EQU	H'10F'
LOP2	EQU	PAL
RAMP	EQU	SLOP-3+PAL
REG1	EQU	1

ACON DEFINE ADDRESS CONSTANT

The ACON directive tells the assembler to allocate two successive bytes of storage. The evaluated argument will be stored in the two bytes, the low order 8 bits in the second byte and the high order bits in the first byte. This directive is mainly intended to provide a double byte containing an address for use as the indirect address for any instruction executing in the indirect addressing mode.

LABEL	OPERATION	OPERAND
{ name }	ACON	expression

Where:

name

is an optional label. If specified, the name becomes the symbolic address of the first byte allocated.

expression

is some expression which must resolve to a positive value or zero. If positive, the value should be no larger than that which can be contained in two bytes.

Example:

ASUB ACON SUBR

DATA DEFINES MEMORY DATA

The DATA directive tells the assembler to allocate the exact number of bytes required to hold the data specified in the argument field of this directive. Up to 16 bytes can be specified with one DATA directive, but the argument field may not extend past logical column 72.

LABEL	OPERATION	OPERAND
{name}	DATA	expression

Where:

name	is an optional label. If used, the name becomes the symbolic address of the first byte allocated by the directive.
expression	is a general constant, a self-defining constant or a symbolic address. If a symbol is specified, it must have been previously defined. A multiple constant specifica- tion in the argument field will cause a corresponding number of bytes to be allocated. Any other expression that can be resolved to a single value will result in one byte being allocated.

Examples:

PAL	DATA	LOOP
	DATA	H'03,22,FC,A1'
	DATA	+127
	DATA	D'28'

Note: If the expression evaluates to a value between 0 and 255 the result is an eight bit absolute binary number. DATA +127 results in H'7F'. Also, if the expression evaluates to a value which is less than 0 the result is a 2's complement, binary number. DATA H'-5' results in H'FB'.

RES RESERVE MEMORY STORAGE

The RES directive tells the assembler to reserve contiguous bytes of storage. The number of bytes so reserved is determined by the argument. The reserved bytes are not set to a known value, but rather the effect of this directive is to increment the location counter.

LABEL		OPERATION	OPERAND		
{name}		RES	expression		
Where:					
name		an optional label. If used mbolic address of the first k			
s s		some evaluatable expressi me positive integer or zero on may not exceed the ontainable in a FORTRAN cel mbol is specified, it must hav	. The value of this expres- maximum positive value lof the host computer. If a		
Example:					
LOR MASK	RES RES	23 LOR+5			

H'1A'

END END OF ASSEMBLY

RES

The END directive informs the assembler that the last statement to be assembled has been input and the assembler may proceed with the assembly. The END directive causes the assembler to communicate the program start address to the object module.

LABEL	OPERATION	OPERAND
	END	expression

Where:

expression

may be resolved to the starting address of the program. If this parameter is not specified, the start address is set to zero.

EJE EJECT THE LISTING PAGE

The EJE directive tells the assembler to advance the listing to the top of the next page regardless of the line position on the current listing page.

The directive is used primarily to organize listing for documentation purposes and does not appear in the listing.

LABEL	OPERATION	OPERAND
	EJE	

PRT PRINTER CONTROL

The PRT directive tells the assembler to resume or discontinue printing of the assembled program.

This directive is used primarily to shorten assembly time by listing only that portion of the program which the user needs to see. Only the PRT OFF will appear in the listing.

LABEL	OPERATION	OPERAND
	PRT	(on off)

Note: PRT is set ON at the beginning of an assembly of the assembler.

SPC SPACE CONTROL

The SPC directive tells the assembler to skip or space a number of lines.

This directive is used primarily to organize listings for documentation purposes and does not appear in the listing.

LABEL	OPERATION	OPERAND
	SPC	expression

Where:

expression is some evaluatable expression which must resolve to some positive integer. If the value of this expression is equal to, or greater than, the number of lines remaining on the page, the effect is the same as the EJE directive.

Example:

SPC

5

TITL TITLE

The TITL directive tells the assembler to skip to the top of the next page and insert a given title into the main header.

This directive is used primarily for documentation purposes and does not appear in the listing.

LABEL	OPERATION	OPERAND
	TITL	expression

Where:

expression is the title information not to exceed forty character positions.

Example:

TITL MAIN PROGRAM SUBROUTINE

113

PCH PUNCH CONTROL

The PCH directive tells the assembler to selectively resume or discontinue the output of the load module.

This directive is used primarily to shorten assembly time when a load module is not desired or when only a portion of the load module is desired.

LABEL	OPERATION	OPERAND
	РСН	$ \left\{ \begin{matrix} \text{on} \\ \text{off} \end{matrix} \right\} $

Note: PCH is set ON at the beginning of an assembly by the assembler. When PCH OFF is specified, any prior load module data is output.

THE ASSEMBLY PROCESS

The 2650 assembler translates symbolic source code into machine language instructions. The assembler examines every source statement for syntactic validity and produces the equivalent machine code for the 2650 processor.

This is a two pass assembler, which means, the entire source code is scanned twice by the assembler. On the first pass, all defined labels and their equivalent values are stored in a symbol table, the first byte of every instruction is fully determined, and some errors may be detected. During pass 2, symbolic address references are replaced by their values, errors may be detected, and a listing and load/object module is generated.

SYMBOL TABLE

The assembler builds and maintains a symbol table during the assembly process. The symbol table contains an entry for each symbol in the assembled program. The entry consists of the symbol itself and its value. Up to 400 symbols may be used in each program assembled. If a symbol, which appears in the argument field of an instruction has never been defined (never appeared in the NAME field), the assembler will generate an error code on the listing because it is unable to resolve an undefined symbol and will place zero as the unresolved value in the object module.

LOCATION COUNTER

The assembler maintains a memory cell which it uses as a Location Counter. This Location Counter keeps track of the address of the next byte of storage to be allocated by the assembler. During coding, the programmer may think of the Location Counter as containing the address of the first byte of the instruction being written. In this assembler, the Location Counter is also used to provide load information. This means that the addresses displayed on an assembly listing are the actual addresses which are to contain the corresponding information upon loading of the object program.

ERROR DETECTION

During an assembly, the source program is checked for syntax errors. If errors are found, appropriate notification is given and the assembly proceeds. Although an assembled program containing errors generally will not run properly, it is considered good practice to complete the assembly to locate all errors at one time, rather than terminate it when an error is encountered.

ERROR CODES

As shown in the listing illustration, there are three columns on the listing in which an error indication may appear. An error displayed, in the first column usually indicates that the error was in the Name Field, the second column corresponds to the Operation Field, and the third corresponds to the Argument Field. Sometimes because an error causes the assembler to view the next field incorrectly, a valid field may be flagged as an error. This is a consequence of the free format source language. A good rule is to fix errors in a particular line of code as they are discovered. In this way, erroneously flagged program errors may then be passed as valid. The following alphabetic characters are printed in the error indicator columns and imply the corresponding message.

- L Label error. The label contains too many characters, contains invalid characters, has been previously defined, or is an invalid symbol.
- O Op-code error. The op-code mnemonic has not been recognized as a valid mnemonic.
- R Register field error. The register field expression could not be evaluated, or when evaluated, was less than 0 or greater than 3, or the register field was not found.
- S Syntax error. The instruction has violated some syntax rule.
- U Undefined symbol. There is a symbol in the argument field which has not been previously defined.
- A Argument error. The argument has been coded in such a way that it cannot be resolved to a unique value.
- P Paging error. A memory access instruction has attempted to address across a page boundary.
- W Warning. The assembler has detected a syntactically correct but unusual construction. The error will not be counted and will not inhibit the production of the object module.

USING THE ASSEMBLER

The program is prepared by punching it into cards or otherwise transferring the program statements into a logical card image file. An ORG statement usually occurs early in the program. If no ORG appears, the assembler assumes an ORG 0 to occur before the first assembled statement. An END statement must occur as the last statement. A program written in the 2650 Symbolic Assembler Language should be preceded and possibly followed by control cards for the particular computer system which is being used. Figure 14 shows the control cards for an IBM/370 DOS system. Although the control cards may vary from system to system, the format of the actual 2650 source program will be the same in the system.

The object module produced by the Assembler during pass 2 is directed to the FORTRAN standard device #2, in this instance the card punch. The source program is read by the assembler at standard device #1, the card reader. In some systems the device assignments may be altered if desired, through assign cards. In other systems, however, the assembler must be recompiled with the device numbers desired being set in the main program module.

```
// JOB SPTP MC01 ULILA MICROPROCESSOR X2464

• OPERATOR - THIS PROG PUNCHES & FEW CARDS, WOTRING X2359

// ASSGN SYS004,SYS001

// LNU UUT. PXG0 WORK!.69/001

// LXTENI SYS004...,7505.160

// UCL B=(N=0.5=512).X'00!.ON.E=(3330)

// LNU

*

// ASSGN SYS006.SYS007

// ASSGN SYS007.SYS007

// ASSGN SYS007....7505.160

// EXTENT SYS077....7505.160

// EXEC PXPIPASM
```

2650 SOURCE PROGRAM

18

Figure 14

OBJECT MODULE

The format of the object module is: The first card or card image is always all 9's.

bb999999999999999999

The second and all subsequent data cards are in the following format. Logical columns (1-5) contain the load address in decimal. Each three columns (6-71) contain the data to be loaded in decimal. Each three columns represent a byte of data; columns (6-8), (9-11), (12-14), etc. Beginning at the address indicated in columns (1-5) each sequential data byte is to be loaded into sequentially ascending addresses in memory. If a '999' appears in a particular data byte position, that byte of information is to be ignored by the loader and the contents of the corresponding location is not modified.

Because there is address and data on every card image, each card image is independent. Therefore, the order of the data cards is unimportant and patch cards may be prepared manually by preparing a data card in the object module format.

The last two card images each serve a special purpose. The next to last card contains a series of '-1' punches. This card is used to signal the end of load information and has no other function.

The last card, which follows the '-1' card, contains either the start address (specified in assembler END statement) or zero in columns (1-5), the remainder of the card contains '-1' punches which have no meaning.

ASSEMBLY LISTING


Figure 15 is a sample of a program listing produced by the 2650 Assembler. The following explanations are keyed to the listing.

- 1. Page heading which displays the current version and level of the 2650 Assembler.
- 2. Line number every assembled line is assigned a line number for the programmer's convenience.
- 3. Address column The numbers in this column are equal to the value of the assembly Location Counter and indicate the address at which the first byte (B1) is to be loaded.
- 4. Label column If there is a symbol in the Label Field of a line of code, the value of the label will appear in this column. For example, in line number 17 the value of the label SORT is H'0007'.
- 5. Data field This field describes the data bytes which are to be stored sequentially starting at the address in the Address Column.
- 6. Error columns These columns may contain the error codes as detailed elsewhere in this chapter.
- 7. Source code This area of the listing reproduces the source code as it was read by the assembler.
- 8. Page number Every page of the listing is numbered sequentially.
- 9. Cumulative errors This field indicates the total of errors detected by the assembler during the assembly process. Warning messages (W) are not included in this total.

¹	1.0.0	AUUM	4,801.	61 82 83 84 FRECE	•••••••				
	1	1000	6000			еаи Еаи	BUBBLE S	ORT PROGRAM FOR PIP	
		0000			₽ 1	EQU EQU	1 2		
	5	0000	0003		83	EGU	3		
	6 7	0000	0003			EQU FQU	3		
	8	0000	\$000			EQU	2		
	10	0000	0000	00	ZERO	DATA	õ	•	
-	12	0001	0001		CNT 2	865	1	NUMBER OF ITERATIONS TO PERFORM	
	13				*	IN PROGRA			
			0002	0F 36 CS	STRT	LOCA.R3	LEN	LOAD BUFFER LENGTH INTO REG 3	
		0005	0002	15 32		CPSL SUB1.R3	2	SET FOR ARITHMATIC COMPARISONS (NOT LOGICAL) DECREMENT LOOP COUNTER	
	1 F	0004		CF 00 01		STRA, R3	CN*	STORE LOOP COUNTER	
		0000 000F		7F 00 12 58 76		HENR.R3		IF NCT ZERO, CALL SUBROUTINE IF NCT ZERC, LOOP BACK AGAIN	
	21	0011		4.3	¢	FALT			
	23				* SHE			MAING ONE ITERATION THROUGH BUFFER	
	24	0012		0F 00 00 EE 00 01		LCDA.RZ CCMA.RZ		REG 2 COUNTS COMPARISINS 1F EQUAL, ITERATION COMPLETE	
	20	0014		14		RETC.E.			
		0019		08 80 CS 85 23 69		CCMA. NO	805,92,+	LCAO FIRST NUMBER OF CURRENT PAIR COMPARE WITH SECOND NUMBER	
	- 28 30	0015		99 74 C1		BCFR,GT STRZ R1		IF FIRST LT OR = SECOND, LOOP BACK MUVE LARGER NUMBER TO REG 1	
	31	3622		0E 80 CS		LCDA.RO	8UF . R2	LOAC SMALLER NUMBER INTO REG O	
		0025		CE 60 CE 01		LCDZ P1		STORE SMALLER NUMBER IN FIRST LOCATION MOVE LARGER NUMBER TO REG 0	
	34 24	0025		CE 60 05 18 67		STRA.RO BCTR.UN	BUF,RZ	STORE LARGER NUMBER IN SECOND LOCATION	
	36			1	*		L 0.00	EGG. DAGN	
	27	0006			*	CRG	200		
		0008		0F	LEN	CATA	15	LENGTH OF BUFFER TO BE SORTED BUFFER TO BE SORTED	
		0007	0000		NUP		STRT	GUFFER 10 66 90F160	
10	1.1	455111	LEN EN	RORS = C					
•									
			•••••						

Figure 15. SAMPLE PROGRAM LISTING

SIGNETICS 2650 MICROPROCESSOR 0 -• SOFTWARE SIMULATOR



CONTENTS

IV 2650 SIMULATOR

INTRODUCTION 123	3
SIMULATOR OPERATION 124	1
General	1
Simulated Processor State 124	1
Simulated Memory 125	ō
Simulated Input/Output Instructions 125	ō
USER COMMANDS 126	3
General	3
Command Formats	7
Command Descriptions	C
SIMULATOR DISPLAY (LISTING) 139	9

V APPENDIXES

APPENDIX A	MEMORY INTERFACE EXAMPLE	147
APPENDIX B	I/O INTERFACE EXAMPLE	148
APPENDIX C	INSTRUCTIONS, ADDITIONAL INFORMATION	149
APPENDIX D	INSTRUCTION SUMMARY	151
APPENDIX E	SUMMARY OF 2650 INSTRUCTION MNEMONICS	160
APPENDIX F	NOTES ABOUT THE 2650 PROCESSOR	162
APPENDIX G	ASCII AND EBCDIC CODES	163
APPENDIX H	COMPLETE ASCII CHARACTER SET	164
APPENDIX I	POWERS OF TWO TABLE	165
APPENDIX J	HEXADECIMAL-DECIMAL CONVERSION TABLES	166
APPENDIX K	COMMAND SUMMARY	171
APPENDIX L	ERROR MESSAGES	172
APPENDIX M	SIMULATOR RESTRICTIONS	174
APPENDIX N	SIMULATOR RUN PREPARATION	174
APPENDIX P	8-BIT N-CHANNEL MICROPROCESSOR 2650 SERIES	175



CHAPTER IV

2650 SIMULATOR

INTRODUCTION

The 2650 Simulator is a FORTRAN program which allows a user to simulate the execution of his program without utilizing the 2650 processor.

The Simulator executes a 2650 program by maintaining its own internal FORTRAN storage registers to describe the 2650 program itself, the microprocessor registers, the ROM/RAM memory configuration, and the input data to be read dynamically from I/O devices. Multiple simulations of the same program may be executed during a single simulation run. In addition, statistical timing information may be generated.

The Simulator requires as input both the program object module produced by the 2650 Assembler and a deck of user commands. It produces a listing of the user's commands, executes the program and prints ("displays") both static and dynamic information as requested by the user's commands.

SIMULATOR OPERATION

GENERAL

Once the Simulator is loaded and started, it performs the following actions:

- Presets each register in simulated memory to a "HALT" instruction. Thus, if the user's program attempts to branch to some undefined area of memory, the current execution of the simulated program is terminated and only relevant data is printed.
- Reads and stores the user's commands. These commands control the performance of the Simulator during program execution. They are stored in a simulator table for reference before, during, and after execution.
- Loads the 2650 object module into simulated memory.
- Starts the simulated program. The simulated program is started at the address specified in the START command. If no START command is submitted, the program is started in the location specified in the END statement of the simulated program (see Assembler manual). If no location is specified in the END statement, the Simulator starts in location 0.
- Oversees the execution of each instruction. Before an instruction is executed, the Simulator checks the address of the instruction and the address of the referenced memory location to see if either of these addresses is referenced by any one of the user's commands. If so, the command is executed. The Simulator then executes the current instruction, updates all affected registers and retrieves the next instruction for execution.
- Terminates the simulated program. The simulation is terminated either by the execution of a "HALT" instruction, or by having executed a preset number of instructions or by having satisfied the conditions of the STOP. command.
- Once the execution of one simulation is complete, the Simulator prints any statistical timing information requested (STAT), and proceeds with the next simulation (TEND) or terminates itself (FEND).

SIMULATED PROCESSOR STATE

The Simulator maintains a number of FORTRAN integer cells which are used to simulate the microprocessor's state, i.e. the general purpose registers, the upper and lower program status bytes, the location counter or instruction address register (IAR), the address of the instruction referenced and the contents of the location referenced.

These simulated registers and status bits may be displayed dynamically, (INSTR., REFER., TRACE.) i.e., while the simulated program is executing. Also the general purpose registers and the status bytes may be altered dynamically (SETR., SETP.).

SIMULATED MEMORY

The Simulator maintains a 2048 cell FORTRAN integer array which is used to simulate read-write random access memory.

It is possible to configure parts of this memory into a ROM-RAM environment by using the SROM Command. If part of the simulated memory is set to Read-Only and an instruction attempts to store data into that memory segment, the Simulator bypasses storing the data, prints a warning message and continues with the next program instruction.

Using Simulator commands, the user may change parts of memory before the program executes (PATCH) and he may display parts of memory dynamically (DUMP.).

The simulated memory is smaller in many cases than the total memory size of the user's physical system. This restriction encourages the construction of modular programs. Because the simulated memory is smaller than a 2650 page, it is not possible to fully test programs which utilize the 2650 paging system, i.e., programs larger than 8192 bytes.

SIMULATED INPUT/OUTPUT INSTRUCTIONS

The Simulator maintains a 200-byte First In, First Out (FIFO) buffer to store the data read from a simulated input device. This buffer must be preset by the user command, INPUT.

When any 2650 input instruction is simulated (REDE, REDC, REDD), the Simulator accesses the buffer. If there is data in the buffer, the next byte of data is inserted in the simulated register specified by the input instruction. If the buffer contents have been exhausted, a warning message is displayed on the simulator listing.

To simulate the execution of any 2650 output instruction (WRTE, WRTC, WRTD), the Simulator takes the data byte from the register specified in the output instruction and displays it along with the address of the output instruction.

USER COMMANDS

GENERAL

The 2650 Simulator accepts commands which specify how the program is to run and what data is to be recorded.

In any one Simulator run, the user may specify that his program be executed any number of times. The user submits a new set of commands for each execution. The final command set is followed by a final end card (FEND), while all prior command sets are terminated with a temporary end card (TEND) (Illust. III-1).




Figure 16. THREE SETS OF COMMANDS

Within any one command set, the user may specify:

- That the program execution start at a specific memory location (START).
- That the execution of the program be complete either when the number of instructions executed equals a specified number (LIMIT) or when the instruction at a specific address executes (STOP.) or when the simulated program itself executes a "HALT" instruction.
- That statistics be displayed at the end of execution (STAT). The Simulator accumulates a count of the total number of instructions executed, the number of each type of instruction executed, and the total number of 2650 machine cycles expended. This information provides a measure of efficiency by indicating how many 1-, 2-, or 3-byte instructions were executed and may be used to calculate program timings.
- That certain areas of simulated memory be designated as Read-Only (SROM) and are therefore inaccessible to any memory write operation.
- That the contents of memory be initialized with specific data (PATCH).
- That a FIFO (First In, First Out) buffer be used to simulate data read from I/O devices (INPUT).
- That the processor state be recorded whenever a specific memory location executes (INSTR.), whenever a specific memory location is referenced (REFER.), or whenever any instruction executes which lies within a specified range of memory addresses (TRACE.). The processor state consists of the location counter, the instruction referenced and its contents, the upper and the lower program status bytes, and the contents of all the general purpose registers.

- That an area of memory be dumped whenever an instruction at a specific memory location executes (DUMP.).
- That certain general purpose registers (SETR.) or the program status bytes (SETP.) be set dynamically, i.e., whenever a specific memory location executes.
- That comments (**) be interspersed between control cards.

Some of these commands execute dynamically, i.e., when an instruction at a specific memory location executes or when that location is referenced. Since the simulator storage capacity limits the total number of locations which may be retained simultaneously (while a program is executing), a total of 30 memory locations may be specified on all the "dynamic" commands submitted for any one execution, i.e., in any one command set. These dynamic commands are identified by a trailing period (.), e.g., "STOP.". This period is treated as a field separator, i.e., it is not treated as part of the command name by the Simulator and is therefore optional. The description for each dynamic command identifies which of its parameters count toward the 30 "dynamic" command limit, i.e., the limit of 30 memory locations.

In addition, the number of DUMP. commands is limited to five (5); the number of SETR. commands is limited to four (4); the number of SETP. commands is limited to two (2); and the number of data read on all INPUT cards in one command set is limited to 200.

All "dynamic commands" are executed *before* the simulated instruction is executed.

For those commands which accept only one set of parameters (LIMIT, SROM, START) only the last set of parameters encountered is used.

COMMAND FORMATS

Figure 17 contains a list of the commands, their parameters and a brief description of the commands themselves. In addition, the Simulator treats as a comment card, any card with two consecutive asterisks (**) starting in column 1.

The Simulator accepts information in card image form. The entire card is read in FORTRAN "A" format. A command must be complete on one card as continuation cards are not allowed. Comments may appear in any order within a command set.

The command name starts in column 1 and must appear as shown, except for the optional period.

The field of characters which lies between the command name and its parameters or between the parameters themselves is called a field separator. A field separator may contain any number of characters, but none of these characters may be hexadecimal characters (0-9, A-F). For the sake of clarity in all the examples, the following field separators are used to indicate the following functions:

FIELD SEPARATOR

(

FUNCTION

Identifies a command which counts toward the "dynamic" command limit.

- blank (s) Separate a command from its parameters.
 -) Encloses optional parameters.
 - Separates one set of parameters from another.
 - Separates one parameter from another within a set of parameters.
- ;...; Indicates that multiple parameters or sets of parameters are legal. If a period flags a command, each of its parameter sets counts toward the "dynamic" command limit. E.g., the following sets of commands are identical:
 - 1. INST. 100 INST. 200
 - 2. INST. 100; 200

The parameters themselves must be hexadecimal numbers (0-9, A-F). The following labels identify parameters in Illustration III-2:

LOC	Location or address of an instruction which is to be executed or the address of data which is to be referenced.
NO	A number of data, e.g., the total number of instructions to be executed.
FWA	First Word Address of some area of memory.
LWA	Last Word Address of some area of memory.
VALUE	The value to which some location is to be set.
R0, R1 R6	General Purpose Registers 0-6.
PSL	Identifies Lower Program Status Byte.
PSU	Identifies Upper Program Status Byte.

COMMAND NAME	PARAMETERS	DESCRIPTION
DUMP.	LOC, FWA-LWA (; ;LOC, FWA-LWA)	Display the area of memory, FWA-LWA, when ever the instruction at LOC executes.
FEND	None	Execute the last simulation and terminate the entire run.
INPUT	VALUE(;; VALUE)	Define the data to be read by simulated I/O instructions.
INSTR.	$LOC(; \dots; LOC)$	Display the processor registers whenever the instruction at LOC executes.
LIMIT	NO	Specify the total number of instructions executed.
РАТСН	LOC,VALUE(; ;LOC,VALUE)	Initialize each memory location, LOC, to VALUE.
REFER.	LOC(; ;LOC)	Display the processor register whenever the in- struction at LOC is referenced by another instruction.
SETP.	LOC(,PSL=VALUE) (,PSU=VALUE)	Set the program status byte (lower and/or upper) to VALUE whenever the instruction at LOC executes.
SETR.	LOC(,R0=VALUE)(R6=VALUE)	Set the general purpose registers to VALUE whenever the instruction at LOC executes.
SROM	FWA-LWA	Specify the boundaries of Read-Only Memory.
START	LOC	Start the simulated program execution at LOC.
STAT	None	Display instruction statistics at end of program execution.
STOP.	$LOC(; \dots; LOC)$	Terminate the program execution when the in- struction at LOC executes.
TEND	None	Execute the last simulation and prepare to read the User Commands for the next simulation.
TRACE.	FWA-LWA(;; FWA-LWA)	Display the processor registers whenever an in- struction executes, which lies within the area of memory, FWA-LWA.

Figure 17. COMMAND SUMMARY

COMMAND DESCRIPTIONS

The following command descriptions are alphabetized by command name. As previously discussed all parameters are entered in hexadecimal notation (0-9, A-F). All address parameters (LOC, FWA, LWA) are limited to the size of simulated memory.

DUMP. DUMP SIMULATED MEMORY

dump occurs.

This command causes the Simulator to display selected portions of memory whenever the location counter matches LOC.

Each LOC counts as one "dynamic" command. The total number of "dynamic" commands is limited to thirty (30). The total number of LOC's submitted in DUMP. commands is limited to five (5).

DUMP. LOC, FWA-LWA(; ...; LOC, FWA-LWA)

Where:

LOC is the address of the 2650 instruction at which the

FWA is the first address of the area to be dumped.

LWA is the last address of the area to be dumped. LWA must be larger than FWA.

Example: DUMP. 5A,0-3FF 100-11A-21A DUMP. EO-400-4FF

DUMP. is the command name.

Note: More data may be dumped than was specified since the FWA dumped always has a least significant digit of 0, e.g. 30, 100, etc. Similarly, LWA always has a least significant digit of F, e.g. 3F, 10F, etc.

FEND FINAL END COMMAND

This command signals the Simulator that the preceding commands complete the directives for the final simulator run. After FEND is read, the Simulator performs the last simulation and comes to its final termination.

FEND

Where:

FEND — specifies the command name.

0, 100

11, C2

1A

AA

Example: START TR ACE TEND START PATCH FEND

INPUT DEFINE DATA FOR INPUT

This command loads data into a FIFO storage buffer from which the same data is used to supply I/O instructions with input data. The first data point specified becomes the first one accessed by a 2650 read instruction. The last point specified becomes the last one accessed. Should the buffer become empty during the simulated execution, an error message is printed, the input register remains unchanged and the simulation continues.

Any number of these command cards may be submitted as long as the total number of data specified in one run does not exceed the size of the FIFO storage buffer (200).

INPUT VALUE(; ...; VALUE)

Where:INPUT — specifies the command name.VALUE — specifies a 2-digit hexadecimal value.

Example: INPUT 0, 1, 2, 3, 10, 1A, FF

INSTR. INSTRUCTION TRACE

This command sets a break point at the specified address. When the instruction at this address executes, the Simulator prints out the internal state of the simulated processor. The break point occurs before the instruction is executed.

Each address specified in an INSTR. command counts as one "dynamic" command.

INSTR. LOC(; ...;LOC)

Where:

INSTR. — specifies the command. LOC — specifies the address for

LOC — specifies the address for a break point. The address must be within simulated memory.

Example: INSTR. 1CE, 1A, 22 INSTR. 123-200-5E INSTR. 74

LIMIT LIMIT THE NUMBER OF INSTRUCTIONS EXECUTED

This command determines how many instructions will be executed. If the number given in the LIMIT command is exceeded before the instruction specified by a STOP. command executes or before a 2650 HALT instruction is simulated, the Simulator terminates the current program operation.

Without this command, the Simulator assumes a limit of 1000_{10} instructions. The maximum LIMIT which may be specified is determined by the maximum integer constant of the FORTRAN compiler used.

LIMIT NO

Where: LIMIT – specifies the command.

NO - is a number which determines the maximum number of

instructions to be executed.

Example: LIMIT 200 LIMIT 2F

PATCH PATCH SIMULATED MEMORY

This command alters the contents of memory before a simulation run. It may be used to alter the contents of any byte in memory and overrides load information in the object module for the duration of one simulation run.

Any number of these commands may be given in a simulator command stream.

PATCH LOC, VALUE(; ...; LOC, VALUE)

Where:

PATCH - specifies the command.

LOC — specifies the simulated memory address which is to be changed.

VALUE — specifies a 2-digit hexadecimal number to be stored at LOC.

Example: PATCH 0, 1F 1, 0 2. 5E PATCH 102, EE

REFER. MEMORY REFERENCE TRACE

This command causes a break point to occur whenever one of the specified addresses is referenced by a simulated instruction. During the break point, the Simulator prints out the internal state of the simulated processor. The data byte of immediate addressing instructions is handled like an ordinary operand address.

Each address specified in a REFER. command counts as one "dynamic" command.

REFER. LOC(;LOC...;LOC)

Where: REFER. - specifies the command.

LOC — specifies the effective operand address for a break point. The address must be within simulated memory.

Example: REFER. 3FF/21/18E REFER. 200 REFER. 5, 50, 22F

SETP. SET PROGRAM STATUS BYTE

The SETP. command dynamically alters the upper and/or the lower program status bytes. The specified program status byte is set when the address parameter supplied in the command, LOC, equals the location counter.

A SETP. command must set at least one program status byte. Up to two SETP. commands may be given in a simulator command stream. Each LOC submitted counts as one "dynamic" command.

The PSL and PSU may be entered in any order.

SETP. LOC(,PSL=VALUE) (,PSU=VALUE)

Where:

SETP. - specifies the command.

LOC — specifies the simulated execution address where the program status byte is to be set.

PSL - specifies that a value is to be entered into PSL.

PSU - specifies that a value is to be entered into PSU.

VALUE — specifies the 2-digit hexadecimal value to be entered into the program status byte.

Example: SETP. 5A PSL=05 SETP. 10E, PSL=01 PSU=00

SETR. SET GENERAL PURPOSE REGISTER

This command dynamically sets the general purpose registers during simulated program execution. Using this command, any or all of the general purpose registers can be set when the location counter value is equal to the address parameter, LOC, supplied in this command.

A SETR. command without parameters is not permitted. Up to four SETR. commands may be given in a simulator command stream. Each LOC counts as one "dynamic" command.

Register identifiers may appear in any order.

SETR. LOC(,R0=VALUE). . .(,R6=VALUE)

Where:

SETR. - specifies the command.

LOC – specifies the simulated execution address where the registers are to be set.

R0 — indicates the general purpose register to be set. R0
R1 always refers to general purpose register 0. R1, R2, and
R2 R3 specify the registers in register bank zero. R4, R5
R3 and R6 specify R1, R2, and R3 in register bank one.
R4
R5

R6

VALUE — specifies the 2-digit hexadecimal value to be stored in the selected register.

Example:

SETR. 10A R1=3F, R2=00, R3=5 SETR. 2F3 R0=FF, R5=00

SROM DEFINE THE BOUNDARIES OF READ ONLY MEMORY

This command allows the user to simulate a Read Only/Read Write Memory environment. Whenever a 2650 instruction attempts to store data in the area defined as Read Only, a warning message is printed on the simulation listing. The data is not actually stored, but the simulation run continues.

SROM FWA-LWA

SROM - specifies the command.

Where:

FWA — specifies the first address of the simulated ROM area.

 $\rm LWA-specifies$ the last address of the simulated ROM area. LWA must be greater in value than the FWA. The addresses specified are inclusive.

Example: SROM 100-FF

START START SIMULATION

This command specifies the address at which simulated execution begins. The address specified in the START command supersedes the start address in the load object module. The start address in the load object module is set by an END statement during program assembly and is used by the Simulator if no START command is given (see the 2650 Assembler Language Manual for the END statement).

START LOC

Where:

START - specifies the command.

LOC — specifies a start address for the program to be simulated.

Example: START 10A START 2

STAT DISPLAY INSTRUCTION STATISTICS

This command causes a list of 2650 instructions with the number of times each was executed to be printed out at the end of the simulation run.

STAT

Where: STAT - specifies the command.

STOP. STOP SIMULATED EXECUTION

This command terminates the current simulated instruction execution when the location counter matches the command argument, LOC.

Each LOC counts as one "dynamic" command.

STOP. $LOC(; \ldots; LOC)$

Where:

STOP. - specifies the command.

 $\mathrm{LOC}-\mathrm{specifies}$ the instruction address at which simulated execution ceases.

TEND TEMPORARY END COMMAND

This command signals the Simulator that the preceding commands complete the directives for a simulator run. After the TEND is read, the Simulator begins simulated execution of the 2650 program. Because TEND is a temporary end, the Simulator assumes that there is another command stream following it. The last command stream in a simulation run must be terminated with a FEND (final end) command.

TEND

Where: TEND - specifies the command.

Example:	PATCH	01, 15	0A, FF	
	TEND			
	START	100		
	PATCH	01, E2	0A, FF	
	FEND			

TRACE. TRACE PROGRAM FLOW

This command causes break points to occur at each instruction within an area of memory. The user specifies two addresses. If the simulated processor accesses an instruction at an address that falls between the specified addresses, the Simulator prints out the internal state of the simulated processor.

Each set of FWA,LWA counts as one "dynamic" command.

TRACE. FWA-LWA(; ...; FWA-LWA)

Where:

TRACE. - specifies the command.

FWA — specifies from what address the trace is in effect.

LWA — specifies to what address the trace is in effect. LWA must be larger in value than FWA. The addresses specified are inclusive.

Example:	TRACE.	0-15F,	250-3FF	
	TRACE.	1-A, 3F	F-40A	
	TRACE.	10-1A	50-5A	60-7A

SIMULATOR DISPLAY (LISTING)

As the Simulator reads each command set, it prints the card images of the command set and then executes the program. During program execution the following commands result in some form of display:

DUMP. INSTR. REFER. TRACE.

DUMP. results in the display of an entire area of memory while the last three commands result in some form of trace, i.e., a display of the processor state:

Instruction address register (IAR) or location counter Instruction executed (INST) Instruction referenced or effected (EADDR) Contents of the instruction referenced or effected (EADDR) Program status byte upper (PSU) Program status byte lower (PSL) General purpose registers (R0, R1, R2, R3, R4, R5, R6)

Figures 18 through 21 contain the printout or display output from one Simulator run. Figure 18 shows the first command set, which contains commands to:

- Start at location 0 (START)
- Initialize locations 55-5F, locations 61-6B and location 19 (PATCH)
- Dump locations 55-77 whenever either location 0 or location 3 executes (DUMP)
- Trace locations 14-1A (TRACE)

Figures 18 and 19 show the results of the first command set:

- A dump of locations 55-77. Note that a larger area is dumped than was specified.
- 30 traces
- A final dump of locations 55-77

When the program execution for the first command set is complete, the Simulator reports:

- The number of machine cycles executed
- The number of instructions executed

Figure 20 shows the second command set. It is exactly the same as the first command set except that it initializes locations 12 and 33 instead of location 19.

The output of the second command set is just like the output of the first command set except that it results in 33 traces, not 30.

TRACE	COMMAND												
IAR	INST		EADER	(EADCR)	PSBU	PSBL	RO	R1	R 2	R 3	R4	R 5	21
001A	CCMI,0	04	001B	ACOC	01	40	OC	07	00	07	00	00	0
RACE	CCMMAND												
AR	INST		EADDR	(EADCR)	PSBU	PSBL	RO	R1	R 2	R 3	P4	R 5	R
014	LCCA,0	0061,3,-	C067	0002	01	61	C2	06	00	07	00	00	0
RACE	COMMAND												
AR	INST		EAFDR	(EADDR)	PSBU	PSBL	RO	R1	R2	R 3	94	85	R
017	ACDA, O	0055,1	CC5B	C004	01	61	02	06	00	06	00	00	0
RACE	CCMMAND												
AR	INST			(EADDR)	PSBU	PSBL			R 2				
014	CCMI,0	0 A	CC1B	0004	01	40	06	06	00	06	00	00	0
	COMMAND												
AR .				(EADDR)	PSBU				R2				
0014		0061,3,-	0066	0003	01	80	60	05	00	06	00	00	0
	COMMAND		C + C 00	(EADDR)	PSBU	D.C.D.I	00	0.1	R2		0.4	0.5	0
AR	INST												
017	ACDA,0	0055,1	CC5A	0005	01	40	60	05	00	05	00	00	0
AR	COMMAND		54000	(EADDR)	PSBU	0001	0.0	0.1	R2	0.2	0.4	0.5	0
01A	INST CCMI.0		CO18	000A	01	40			00				
	COMMAND	OA	CUIS	UUUA	01	40	00	09	00	05	00	00	0
AR	INST		EADDR	(EADDR)	PSBU	D C D I	PO	D 1	R2	0 2	04	0.6	0
014	LOCA.0	0061,3,-	C065	0001	01	80			00				
	COMMAND	0001,3,-	0005	0001	01	80	60	04	00	05	00	00	0
AR	INST		C 1000	(EADCR)	PSBU	0.001	0.0	01	R2	0.2	04	0 6	0
		DOFF 1	0055		01	40			00				
0017	ADCA,0	0055,1	0055	0003	01	40	UI	04	00	04	00	00	0
	COMMAND		51000	(EADDR)	PSBU	0.001	00	~ 1	R 2			0.5	
AR	INST								00				
0014	CCMI+0 COMMAND	0 A	CC18	ACOC	01	40	64	04	00	04	00	00	0
AR	INST		54000	(EADDR)	PSBU	DCDI	50	0.1	R2	0.2	0.4	DE	
0014		0061.3	CC64	0001	01	80			00				
	COMMAND	0001.3	6604	0001	01	00	04	05	00	04	00	00	0
AR	INST		FADUR	(EADDR)	PSBU	PSBI	80	91	R2	83	84	85	8
017	ACDA.0	0055.1	C 05 8	0002	01	40			00				
	COMMAND	00001	0050	OOOL		10	01	0.5		0.0			
AF	INST		FADER	(EADDR)	PSBU	PSBL	FO	R1	R2	R3	R4	F 5	R
014	CCMI.0	0 A	COIB	ADOG	01	40	03	03	00	03	00	00	0
RACE	CCMMAND												
AR	INST		EADOR	(EADDR)	PSBU	PSBL	FO	R1	R2	R 3	R4	R5	R
014	LCDA, O	0061,3,-	CC63	0000	01	80	C3	32	00	03	00	00	0
RACE	COMMAND												
AR	INST		EADER	(EADER)	PSBU	PSBL	FO	R1	R2	R3	R4	P 5	R
017	ACCA.0	0055,1	CC 5 7	0002	01	00	CO	02	00	02	00	00	0
PACE	CCMMAND												
AR	INST		EADDR	(FADDR)	PSBU	PSHL			R 2				
014	. CCMI+0	0 A	COIB	0004	01	40	02	02	00	02	00	00	0
RACE	COMMAND												
AP	INST		EACOR	(EADDR)	PSBU	PSPL			R2				
0014	LCCA.0	0061,3,-	CC62	0000	01	80	02	01	00	02	00	00	0
	CCMMAND			the second second			9197		-				
IAR	INST	0055,1	EADDR CC56	(EADDR) 0001	PSBU 01	PSBL			R 2	P3 01			
0017	ACCA, O												

	C DUMP			1. 10 10 10 10 10 10 10 10 10 10 10 10 10	8000 2868								
0050	17 07 15	18.65 00 01	C2 C2 C3 0	5 04 03 02	01 00								
0060	00 00 00	00 01 01 C3	C2 09 C8 0	2 01 40 40	40 40								
		40 40 40 00	CO 00 40 40	0 40 40 40	40 40								
TRACE	CCMMAND							-					1.
IAR	INST	0061,3,-	EADDR	(EADCR)	PSBU	PSBL	RO	R 1	R 2	R3	R4	R5	R6
0014	LCCA,0	0061, 3, -	CC6B	3001	01	00	00	0 A	00	08	00	00	00
TRACE	COMMAND											0001257	
IAR	INST	0055,1	EADDR	(EADER)	PSBU	PSBL	FO						
CO17	ACCA, O	0055,1	0C5F	0000	01	40	01	OA	00	0 A	00	00	00
TOACE	CCHHAND												
IAR	INST		EACOR	(EADDR)	PSBU	PSBL	RO	R1	R 2	R 3	R4	R5	R 6
001A	CCMI,0	0 A	C018	ACOO	01	40	01	0 A	00	0 A	00	00	00
TRACE	COMMAND												
IAR	INST		EADDR	(EADCR)	PSBU	PSBL	FO						
CO14	LOCA.0	0061,3,-	CC6A	0002	01	80	C1	09	00	0 A	00	00	00
IAR	INST		EADDR	(EADDR)	PSBU	PSBL	RO						
		0055,1	CCSE	0001	01	40	02	09	00	09	00	00	00
TRACE	CCMMAND												
IAF	INST	OA	EADDR	(EADDR)	PSBU	PSBL	60	R1	R2	P3	R4	R 5	R6
001A	CCMI,0	OA	CC18	000A	01	40	C3	09	00	09	00	00	00
TRACE	CEMMAND	0061,3,-											
IAR	INST		EAPDR	(EADCR)	PSBU	PSBL	PO	R 1	R2	R 3	R4	R5	R6
0014	LCCA,0	0061,3,-	0069	8000	01	80	C3	08	00	09	00	00	00
	COMMAND												
IAR	INST		EADER	(EADDR)	PSBU	PSBL	FO						
		0055,1	CC5D	0002	01	40	C8	08	00	08	00	00	00
TRACE	CCMMAND												
IAR	INST		FADDR	(EADDR)	PSBU	PSAL	PO						
001A	CCMI,0	0 A	001B	ACOO	01	40	CA	08	00	08	00	00	00
TRACE	CCMMAND												
IAP	INST		EADDR	(EADCR)	PSBU	PSBL	RO	R1	R2	R3	R 4	R 5	R6
0014	LCCA.0	0061,3,-	0068	0005	01	21	00	07	00	08	00	00	00
TRACE	COMMAND												
TAR	INST		EADDR	(FADCR)	PSBU	PSBL	80	R1	R2	R3	R4	R5	R6
0017	0.4134	0055,1											00

STA4T 00 PAICH 55,0 56,1 57,2 58,2 59,3 PAICH 54,5 58,4 5C,3 50,2 55,1 PAICH 61,0 PAICH 62,0 63,0 64,1 65,1 66,3 PAICH 67,2 68,9 69,8 64,2 68,1 CUMP 3,55,77 PAICH 19,55 TRACE 14,1A TEND
 TPACE (CCMHAND
 EACDR (EADDR)
 PSBU PSPL
 FO R1 R2 R3 R4 R5 R6

 014
 CVM1,0
 0A
 CC13
 000A
 01
 40
 C1 01 00
 01 00
 00
 00

 CCMPAND
 CIMP
 CC13
 000A
 01
 40
 C1 01 00
 01 00
 00
 00
 00

 COMPAND
 CIMP
 CC13
 054 C3
 02
 01
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00

NO. OF MACHINE CYCLES EXECUTED = 232

NO. OF INSTRUCTIONS EXECUTED = 73

Figure 19. FIRST COMMAND SET, Cont.

	CCMMAND												
IAR	INST		EACOR	(EADDR)	PSBU	PSBL	RO	R1	R2	R3	R 4	R 5	R
CO14	CCM1,0	04	CC13	0004	01	48	CD	08	00	07	00	00	0
TRACE	CCMMAND												
TAR	INST			(EADDR)			RO	R1	R2	R 3	R4	R 5	R
0014	LCCA,0	0061,3,-	C067	0002	01	69	C3	07	00	07	00	00	0
TRACE	COMMAND												
IAF	INST		EADOR	(EADDR)	PSBU	PSPL	FO	R1	R2	93	R4	R 5	R
0017	ACCA.0	0054.1	CC5B	3004	01	69	C2	07	00	06	00	00	0
TRACE	CUMMAND												
1 AR	INST	0 A	EADDR	(EADDR)	PSBU	PSBL	RO	R1	R2	R3	R4	R5	R
001A	COMI.0	0 A	OC1B	0004	01	48	07	07	00	06	00	00	0
TRACE	CCMMAND												
IAR	INST		EADDR	(EADCR)	PSBU	PSBL					R4		
0014		0061,3,-	C(66	0003	01	88	07	06	00	06	00	00	0
	CCMMAND												
IAR	INST		EACOR	(EADDR)	PSBU	PSBL					R 4		
0017	ACEA.0	0054,1	C 05A	0005	01	48	03	06	00	05	00	00	C
	CCMMAND										-		
IAR	INST		EADDR	(EADDR)							R 4		
		04	COLH	A000	01	48	C8	06	00	05	00	00	-
	COMMAND												
	INST			(EADDR)			FO						
		0061,3,-	CC65	0001	01	88	08	05	00	05	00	00	0
	CCMMAND							10.0					
	INST			(EADDR)							R 4		
		0054,1	C C 5 9	0003	01	48	01	05	00	04	00	00	6
	CCMMAND												
	INST			(EADDR)							R4		
		0 A	0018	000A	01	46	04	05	00	04	00	00	0
	CCMMAND												
	INST			(EADDR)							R 4		
		0361,3,-	CC64	0001	01	88	C4	04	00	04	00	00	C
	COMMAND												
	INST			(EADDR)			PO						
0017	ADDA, O	0054,1	C 0 5 8	0002	01	48	01	04	00	03	00	00	0
	CCMMAND												
	INST		EADDR	(EADDR)	PSBU	PSBL	RO						
0014	CCMI.O	04	COIN	AOOC	01	48	03	04	00	03	00	00	
	CCMMAND		C 10 00				FO	~ 1	0.2	0.7	0.1	0.5	
IAK	INST	0061,3,-	EALIUR	(EADCR)	PSBU	88	04	RI	RZ 00	03	00	00	1
1014	COMMAND	0001,3,-	0005	0000	01	00	03	05	00	05	00	00	
			EACOR	(EADDR)	DCRI	PSBL	80	P 1	P 2	03	84	25	i la
0017	ACCA O	0054,1	CCE 7	3002		08					00		
TRACE	CCMMAND	000411	0007	5002	01		00	05	00	UL	00	00	
			FADOR	(EADCR)	PSRII	PSBL	60	81	R2	RR	R4	85	1
0014	INST CCMI,0	0 A	0018	2004	01	48					00		
TDACE	COMMAND	UM	0010	500A	01	40	UL	05	00	UL	00	~~	
TAR	INST		FADOR	(EADER)	PSHI	PSBI	80	R1	82	83	R4	85	5
145	1031	0061.3	CAUDA	(EADEN)	- 300	88					00		
TRACE	COMMAND	00011312	0002	5000	01	00	02	42	00	02	00	0.0	
	INST		FACOR	(EADDR)	PSBU	PSBL	FO.	81	R2	R3	84	P5	i s
				0001								00	

CMMAN																								
0050																								
0360																								
0070				40	40	40	C3	CO	00	40	40	4 C	40	40	40	4 C								
TRACE	COMM.	AND																						
1 A R 0014		11	NST.							EAD	DR	(EAI	DCRI		1	PSBU	PSBL	RO	R 1	R 2	R 3	R4	R 5	RI
0014	L	CDA,	0	(006	1,3				C 06	B	00	01			01	08	08	08	00	08	00	00	0
TRACE	CCMM.	AND																						
IAR DO17		1	NS T							EAD	CR	(EA)	DDR		1	PSBU	PSBL							
0017	A	CDA .	0	(005	4,1				CC5	F	00	00			01	48	01	OB	00	0 A	00	00	0
TRACE	COMM	AND																						
IAR 0014		11	NST							EAD	DR	(EA)	DCRI			PSBU	PSAL	RO	R1	R2	R 3	R4	R 5	R
0014	CI	CMI	.0	(10					C01	В	00	AO			01	48	01	08	00	0A	00	00	0
TRACE	CCMM.	AND																						
TRACE IAR 0014		11	NST							EAD	DR	(EA)	DDR		- 8	PSBU	PS8L	RO	R1	R2	R 3	R4	R5	R
0014	L	CCA	.0	0	006	1,3				000	A	00	02			01	88	01	0 A	00	CA	00	00	0
TCACE	CONN	4410																						
1AR 0017		I!	VST							E AC	DR	(EA	DCR		- 1	PSBU	PSBL	80	R1	R2	R3	R4	R 5	R
0017	A	CCA.	.0	0	005	4,1				005	F	00	01			01	48	02	0 A	00	09	00	00	0
TRACE	CCMM	AND																						
IAR 0014		I	VST							EAD	CR	(EA)	DDR			PSBU	PSBL	FO	R1	R2	R3	R4	R5	R
001A	C	CMI	.0		D A					C 01	B	00	0 A			01	48	C3	0 A	00	09	00	00	0
TFACF IAR 0014		11	ST							EAD	CR	(EA	DER			PSBU	PSBL	RO	R1	R2	R 3	R4	R 5	R
0014	L	CC4	.0	(006	1,3	, -			006	9	00	8 0			01	88	03	09	00	09	00	00	0
TRACE																								
IVB																	PSBL							
0017																	48		09					
TRACE IAP 001A	CUMM	AND																1124250					-	
IAR		11	NST							EAD	DR	(EA)	DCR	0		PSBU	PSBL	RO	R1	R2	R 3	R4	R 5	R
0014	C	CMI	,0	- 1	04					CCI	в	00	0 A			01	48	0A	09	00	08	00	00	0
TRACE	CCMM	AND																						
TRACE IAR 0014		I	NST							EAD	DR	(EA	DCR	6		PSBU	PSBL	RO	R1	R2	R 3	R4	R 5	R
0014	L	413	.0	1	006	1,3				CC6	8	00	09			01	29	CO	08	00	08	00	00	0
14R 0017		I	NST							- AC	DR	(EA	DDR	Č		PSBU	PSBL							
0017	4	A J J	.0	1	0 35	4.1				005	с	00	03			01	69	09	08	00	07	00	00	0

 $\begin{array}{l} \texttt{Start 00} \\ \texttt{FATCH 55,0 56,1 57,2 58,2 55,3} \\ \texttt{FATCH 55,0 56,4 5C,3 50,2 55,1} \\ \texttt{FATCH 55,0} \\ \texttt{FATCH 61,0} \\ \texttt{FATCH 61,0} \\ \texttt{FATCH 61,0} \\ \texttt{FATCH 61,0 63,0 64,1 65,1 66,3} \\ \texttt{PATCH 62,0 63,0 64,1 65,1 66,3} \\ \texttt{PATCH 62,0 63,0 64,1 65,1 66,3} \\ \texttt{PATCH 62,0 63,0 64,1 65,1 66,3} \\ \texttt{PATCH 61,0 63,0 64,1 65,1 66,3} \\ \texttt{PATCH 61,2 66,9 69,4 64,2 66,1} \\ \texttt{FATCH 12,08} \\ \texttt{FENC} \end{array}$

TRACE COMMAND EACOR (EADCR) PSBU PSBL PO R1 R2 R3 R4 R5 R6 C01A CCM1,0 0.4 C01H 000A 0.1 48 01 0.2 00 0.0

NO. OF MACHINE CYCLES EXECUTED =

NO. CF INSTRUCTIONS EXECUTED =

252

79

Figure 21. SECOND COMMAND SET, Cont.

APPENDIXES

APPENDIX A

MEMORY INTERFACE

Figure 22 shows a complete interface between the 2650 and a 256 x 8 R/W random access memory. Since the memory chips are MOS they can be driven directly by the address lines and the control lines. The gates shown are assumed to be standard 7400 series TTL so that some signal buffering is assumed to be necessary. If CMOS or 74LS gates are used, some of the buffering inverters may not be necessary. The same is true of the data bus. Depending on the number and nature of the I/O devices being interfaced, it may or may not be necessary to buffer the data bus.

Because the data in and data out signals for the memory chips are bussed together, care must be taken to avoid overlap of drivers on the data bus. In this example, the problem is solved by using the write pulse into the memory as the chip select input instead of using the \overline{R}/W line as is conventionally done. The \overline{R}/W output from the processor is a level and is valid when Operation Request is true. Write Pulse from the processor is gated with the OPREQ and $M/\overline{10}$ signals to assure proper operation.

For a large memory the next address line (ADR8) could be gated into the chain that generates the chip select signals, with similar write pulse generation for the higher order memory.

The OPACK signal is assumed to be false for the duration of all memory operations. This eliminates some gating from that control input. No problems will be encountered with this approach as long as the memories are fast enough for the clock speed being used with the processor. At a cycle time of 2.4μ s, data must be returned to the processor by 1μ s or less time from the OPREQ leading edge.




Figure 22.

APPENDIX B

I/O INTERFACE

Figure 23 shows one of many possible methods for buffering the data bus and interfacing it to several devices. There are advantages to be gained by using the Signetics 8T26. It has a PNP input buffer that keeps its low input level current at 200μ A instead of 1.6mA. This lightens the load on the processor bus drivers and allows the processor to interface to several 8T26's if necessary. The 8T26 has four complete driver/receiver pairs in a package, so two packages can fully buffer the 8-bit data bus.

The control signals generated for use with I/O interfaces are very straightforward. Combining M/\overline{IO} with OPREQ generates a signal that can often be used conveniently at the I/O devices instead of having each device derive the signal individually. In the figure it is gated with the Read/Write information in order to control the bus buffer.

Each I/O device must handle four basic processor interface functions:

- (a) bus interface
- (b) data transfer logic
- (c) device selection logic
- (d) transfer acknowledge logic

Depending on the nature of the complete system and the particular I/O device, these functions can be either extremely simple or fairly complex.





Figure 23.

APPENDIX C

INSTRUCTIONS, ADDITIONAL INFORMATION

The 2650 uses variable length instructions that are one, two or three bytes long. The instruction length is determined by the nature of the operation being performed and the addressing mode being used. Thus, the instruction can be expressed in one byte when no memory operand addressing is necessary, as with register-to-register or rotate instructions. On the other hand, for direct addressing instructions, three bytes are allocated. The relative and immediate addressing modes allow two-byte instructions to be implemented.

The 2650 uses explicit operand addressing; that is, each instruction specifies the operand address. The first byte of each 2650 instruction is divided into three fields and specifies the operation to be performed, the addressing mode to be used and, where appropriate, the register or condition code mask to be used.



The CLASS field specifies the instruction group, the major address mode and the number of processor cycles required for each instruction. The CLASS field also specifies, with one exception, the number of bytes in the instruction. The following table shows the specifications for each class.

CLASS FIELD	INSTRUCTION GROUP	ADDRESS REGISTER	BYTE LENGTH	DIRECT CYCLES
0	Arithmetic	Register	1	2
1	Arithmetic	Immediate	2	2
2	Arithmetic	Relative	2	3
3	Arithmetic	Absolute	3	4
4	Control (inc. rotate)		1	2
5	Control		1-2	3
6	Branch	Relative	2	3
7	Branch	Absolute	3	3

Within the arithmetic groups (classes 0, 1, 2, and 3) the function field specifies one of the eight operations as follows:

FUNCTION FIELD	ARITHMETIC OPERATION
0	LOAD
1	EXCLUSIVE OR
2	AND
3	INCLUSIVE OR
4	ADD
5	SUBTRACT
6	STORE
7	COMPARE

of eight operations as follows:		
FUNCTION	BRANCH	

Within the branch group (classes 6 and 7) the function field specifies one

FUNCTION	BRANCH
FIELD	OPERATION
0	Branch On Condition True
1	Branch To Subroutine On Condition True
2	Branch On Register Non-Zero
3	Branch To Subroutine On Register Non-Zero
4	Branch On Condition False
5	Branch To Subroutine On Condition False
6	Branch On Incrementing Register
7	Branch On Decrementing Register

There is very little pattern to the use of the function field within the control group (classes 4 and 5).

The register field is used to specify the index register, to specify the operand source register, to specify the destination register, or a condition code mask. For the register-to-register and the indexed instructions, register zero is implicitly assumed to be the source or the destination of the instruction. For all other instructions that involve a register, the register field allows any of four registers to be specified, except for indexed branch instructions which require that register 3 be specified.

Conditional branch instructions utilize the 2-bit register field as a condition code mask field. A few instructions use the register field as part of the operation code and consequently allow no variation in register usage.

APPENDIX D

INSTRUCTION SUMMARY

SIGNETICS 2650 PROCESSOR

ALPHABETIC LISTING

HEX	OP	Pg.	HEX	OP	Pg.	HEX	OP	Pg.
8C 8D 8E 8F	ADDA	57	98 99 9A	BCFR	75	BC BD BE	BSFA	81
84 85 86 87	ADDI	56	1C 1D 1E 1F	BCTA	74	88 89 8A	BSFR	81
88 89 8A 8B	ADDR	56	18 19 1A 1B	BCTR	74	7C 7D 7E 7F	BSNA	82
80 81 82 83	ADDZ	55	FC FD FE FF	BDRA	77	78 79 7A 7B	BSNR	82
4C 4D 4E 4F	ANDA	61	F8 F9 FA FB	BDRR	77	3C 3D 3E 3F	BSTA	80
44 45 46 47	ANDI	60	DC DD DE DF	BIRA	76	38 39 3A 3B	BSTR	80
48 49 4A 4B	ANDR	60	D8 D9 DA DB	BIRR	76	BF	BSXA	83
41 42 43	ANDZ	59	5C 5D 5E 5F	BRNA	78	9F	BXA	79
9C 9D 9E	BCFA	75	58 59 5A 5B	BRNR	78	EC ED EE EF	сøма	67

HEX	OP	Pg.	HEX	OP	Pg.	HEX	OP	Pg.
E4	сøмі	66	40	HALT	90	93	LPSL	69
E5 E6						92	LPSU	-
E0 E7						92	LFSU	68
E8	CØMR	66	6C	IØRA	63	C0	NØP	87
E9	,		6D	,				
EA			6E					
EB			6F					
EO	сǿмz	65	64	IØRI	62	77	PPSL	71
E1			65			76	PPSU	70
E2 E3			66 67			76	PP50	70
ES				Idoo	62	30	REDC	
75	CPSL	72	68 69	IØRR	62	30 31	REDC	85
74	CPSU	71	69 6A			32		
			6B			33		
94	DAR	89	60	IØRZ	61	70	REDD	- 84
95			61	7		71		
96			62			72		
97			63			73		
2C	EØRA	65	0C	LØDA	5 3	54	REDE	85
2D	,		0D			55		
2E			0E			56		
2F			OF		-	57		
24	EØRI	64	04	LØDI	52	14	RETC	83
25			05			15		
26 27			06			16 17		
-	Edop		07	1000	-		DETE	-
28	eørr	64	08	LØDR	53	34 35	RETE	84
29 2A			09 0A			35 36		
2A 2B			0A 0B			37		
20	EØRZ	63	00	LØDZ	52	D0	RRL	67
21	Lynz	00	01	cyuz	52	D1		0,
22			02			D2		
23			03			D3		

	HEX	OP	Pg.	HEX	OP	Pg.
				F4	TMI	88
	50	RRR	68	F5		
	51			F6		
	52			F7		
	53			B5	TPSL	73
	13	SPSL	70	B4	TPSU	72
	12	SPSU	69	B0	WRTC	86
	CC	STRA	55	B1		
	CD			B2		
	CE			B3		
	CF			F0	WRTD	86
	C8	STRR	54	F1		
	C9			F2		
	CA			F3		
	СВ			D4	WRTE	87
	C1	STRZ	54	D5		
	C2			D6		
	C3			D7		
	AC	SUBA	59	9B	ZBRR	73
	AD			BB	ZBSR	79
	AE AF					
		CLIDI	50			
	A4 A5	SUBI	58			
	A5 A6					
	A0 A7					
	A8	SUBR	50			
	A0 A9	JUDH	50			
	AA					
	AB					
•	AO	SUBZ	57			
	A1					
	A2					
	A3					

ł

SIGNETICS 2650 PROCESSOR

NUMERIC LISTING

HEX	OP	Pg.	HEX	OP	Pg.	HEX	OP	Pg.	
00	LØDZ	52	24	EØRI	64	44	ANDI	60	
01			25			45			
02			26			46			
03			27			47			
04	LØDI	52	28	EØRR	64	48	ANDR	60	
05			29			49			
06			2A			4A			
07			2B			4B		_	
08	LØDR	53	2C	EØRA	65	4C	ANDA	61	
09	,		2D			4D			
0A			2E			4E			
0B			2F			4F			
0C	LØDA	53	30	REDC	85	50	RRR	68	
0D			31			51			
0E			32			52			
0F			33			53			0
12	SPSU	69	34	RETE	84	54	REDE	85	
			35			55			
13	SPSL	70	36			56			
			37			57		_	
14	RETC	83	38	BSTR	80	58	BRNR	78	
15			39			59			
16			3A			5A			
17			3B			5B			
18	BCTR	74	3C	BSTA	80	5C	BRNA	78	
19			3D			5D			
1A			3E			5E			
1B			3F			5F			
1C	вста	74	40	HALT	90	60	IØRZ	61	
1D						61			
1E						62			
1F						63			
20	EØRZ	63	41	ANDZ	59	64	IØRI	62	
21			42			65			0
22			43			66			
23						67			

	HEX	OP	Pg.	HEX	OP	Pg.	HEX	OP	Pg.
	68 69 6A	IØRR	62	88 89 8A	ADDR	56	A4 A5 A6	SUBI	58
	6B	100		8B		F 7	A7	CLIPD	5.0
	6C 6D	IØRA	63	8C 8D	ADDA	57	A8 A9	SUBR	58
	6E			8E			AA		
	6F			8F			AB		
	70	REDD	84	92	LPSU	68	AC	SUBA	59
	71						AD		
	72			93	LPSL	69	AE		
	73	CPSU	74	94	DAR	89	AF B0	WRTC	96
	/4	CP30	71	94 95	DAN	09	B0 B1	White	00
	75	CPSL	72	96			B2		
				97			B3		
	76	PPSU	70	98	BCFR	75	B4	TPSU	72
				99					
	77	PPSL	71	9A			B5	TPSL	73
)	78	BSNR	82	9B	ZBRR	73	B8	BSFR	81
	79	Boltin		00			B9		
	7A						BA		
	7B								
	7C	BSNA	82	9C	BCFA	75	BB	ZBSR	79
	7D 7E			9D 9E					
	7E 7F			91					
	80	ADDZ	55	9F	BXA	79	BC	BSFA	81
	81						BD		
	82						BE		
ł	83				01107				0.0
	84 85	ADDI	56	A0 A1	SUBZ	57	BF	BSXA	83
	86			A2					
	87			A3					

HEX	OP	Pg.	HEX	OP	Pg.	
C0	NØP	87	E4 E5 E6 E7	сǿмі	66	
C1 C2 C3	STRZ	54	E8 E9 EA EB	CØMR	66	
C8 C9 CA CB	STRR	54	EC ED EE EF	сøма	67	
CC CD CE CF	STRA	55	F0 F1 F2 F3	WRTD	86	
D0 D1 D2 D3	RRL	67	F4 F5 F6 F7	ТМІ	88	
D4 D5 D6 D7	WRTE	87	F8 F9 FA FB	BDRR	77	
D8 D9 DA DB	BIRR	76	FC FD FE FF	BDRA	77	
DC DD DE DF	BIRA	76				
E0 E1 E2 E3	CØMZ	65				

2650 INSTRUCTIONS

ORGANIZED BY FUNCTION

LOAD/ST	ORE	Pg.	ARITHM	IETIC	Pg.	ARITH	IETIC	Pg.
00 L 01 02 03	.ØDZ	52	80 81 82 83	ADDZ	55	68 69 6A 6B	IØRR	62
04 L 05 06 07	ØDI		84 85 86 87	ADDI	56	6C 6D 6E 6F	IØRA	63
08 L 09 0A 0B	ØDR		88 89 8A 8B	ADDR	56 -	20 21 22 23	EØRZ	63
OC L OD OE OF	ØDA 5		8C 8D 8E 8F	ADDA	57 -	24 25 26 27	EØRI	64
	TRZ	54 -		SUBZ	57 -	28 29 2A 2B	EØRR	64
C8 S C9 CA CB	TRR	54 -		SUBI	58 -	2C 2D 2E 2F	EØRA	65
Contraction of the local data and the local data an	TRA		The second s	SUBR	58 -		ANDZ	59
		-		SUBA	59 -	44 45 46 47	ANDI	60
)		-	60 61 62 63	IØRZ	61 –	48 49 4A 4B	ANDR	60
			64 65 66 67	IØRI	62 -		ANDA	61

BRAN	СН	Pg.	SUBR	OUTIN	E BRANCH	Pg.	COM	PARE	Pg.	
18 19 1A 1B	BCTR	74		38 39 3A 3B	BSTR	80	E0 E1 E2 E3	CØMZ	65	
1C 1D 1E 1F	ВСТА	74		3C 3D 3E 3F	BSTA	80	E4 E5 E6 E7	CØMI	66	
98 99 9A	BCFR	75		B8 B9 BA	BSFR	81	E8 E9 EA EB	CØMR	66	
9C 9D 9E	BCFA	75		BC BD BE	BSFA	81	EC ED EE EF	СØМА	67	
58 59 5A 5B	BRNR	78		78 79 7A 7B	BSNR	82	INPU 30 31 32	T/OUTPUT REDC	85	0
5C 5D 5E 5F	BRNA	78		7C 7D 7E 7F	BSNA	82	33 70 71 72	REDD	84	
D8 D9 DA DB	BIRR	76		BF	BSXA	83	73 B0 B1 B2	WRTC	86	
DC DD DE DF	BIRA	76		BB	ZBSR	79	B3 F0 F1 F2	WRTD	86	
F8 F9 FA FB	BDRR	77		SUBR 14 15 16 17	OUTINE RE RETC	TURN 83	F3 54 55 56	REDE	85	
FC FD FE FF 9F	BDRA BXA	77		34 35 36 37	RETE	84	57 D4 D5 D6 D7	WRTE	87	
9F 9B	ZBRR	79 73								

PROG	RAM STATU	S			
MANI	PULATION	Pg.	MISCI	ELLANEOU	JS Pg.
92	LPSU	68	CO	NØP	87
93	LPSL	69			
12	SPSU	69	40	HALT	90
13	SPSL	70			
74	CPSU	71	F4 F5	TMI	88
75	CPSL	72	F6 F7		
76	PPSU	70	94 95	DAR	89
77	PPSL	71	96 97		
B4	TPSU	72			
B5	TPSL	73			

ROTATE INSTRUCTIONS

DO	RRL	67
D1		
D2		
D3		
50	RRR	68
51		
52		

APPENDIX E

SUMMARY OF 2650 INSTRUCTION MNEMONICS

In these tables parentheses are used to indicate options. In no case are they coded in any instruction. The following abbreviations are used:

- r register expression, must evaluate to $0 \le r \le 3$.
- v value expression
- * indirect indicator
- a address expression
- x index register expression
- X index register expression with optional auto-increment or auto-decrement

NOTE:

- the use of the indirect indicator is always optional.
- when an index register expression is specified, it can be followed by ', +' or ', -' which indicates use of auto-increment or auto-decrement of the index register. Example:

LODA, 0 DPR, R3,+

BXA, BSXA are exceptions and do not permit auto-increment or auto-decrement. – even though an address expression is specified in a hardware relative addressing instruction, the assembler develops it into a value of $(-64 \le V \le +63)$.

- a memory reference instruction which requires indexing may use only register 0 as the destination of the operation.
- if an index register expression is used with either the BXA or BSXA instructions it must specify index register #3 (either register bank) for indexing. Any other value in the index field will produce an error during assembly. However, it is not necessary to use an index register expression with these instructions; a blank in this field will default to register 3.

	ORE INSTR		Length (bytes)	BIRA,r	(*)a	Branch on Incrementing Register Absolute	3	
LODZ	r	Load Register Zero	1	BDRR,r	(*)a	Branch on Decrementing Register Relative	2	
LODI,r	v	Load Immediate	2	BDRA,r	(*)a	Branch on Decrementing Register Absolute	3	
LODR,r	(*)a	Load Relative	2	BXA	(*)a(,x)	Branch Indexed Absolute, Unconditional	3	
LODA,r	(*)a(,X)	Load Absolute	3	ZBRR	(*)a	Zero Branch Relative, Unconditional	2	
STRZ	r	Store Register Zero	1					
STRR,r	(*)a	Store Relative	2	SUBROUT	TINE BRAN	CH/RETURN INSTRUCTIONS		
STRA,r	(*)a(,X)	Store Absolute	3	BSTR,v	(*)a	Branch to Subroutine on Condition	2	
						True, Relative		
ARITHME	TIC INSTR	UCTIONS		BSFR,v	(*)a	Branch to Subroutine on Condition	2	
ADDZ	r	Add to Register Zero	1			False, Relative		
ADDI,r	v	Add Immediate	2	BSTA,v	(*)a	Branch to Subroutine on Condition	3	
ADDR,r	(*)a	Add Relative	2			True, Absolute		
ADDA,r	(*)a(,X)	Add Absolute	3	BSFA,v	(*)a	Branch to Subroutine on Condition	3	
SUBZ	r	Subtract from Register Zero	1			False, Absolute		
SUBI,r	v	Subtract Immediate	2	BSNR,r	(*)a	Branch to Subroutine on Non-Zero	2	
SUBR,r	(*)a	Subtract Relative	2			Register, Relative		
SUBA,r	(*)a(,X)	Subtract Absolute	3	BSNA,r	(*)a	Branch to Subroutine on Non-Zero	3	
	() ())			2		Register, Absolute		
LOGICAL	INSTRUCT	IONS		BSXA	(*)a(,x)	Branch to Subroutine, Indexed, Unconditional	3	
ANDZ	r	And to Register Zero	1	RETC,v		Return From Subroutine, Conditional	1	
ANDI,r	v	And Immediate	2	RETE,v		Return From Subroutine and Enable	1	
ANDR,r	(*)a	And Relative	2			Interrupt, Conditional		
ANDA,r	(*)a(,X)	And Absolute	3	ZBSR	(*),a	Zero Branch to Subroutine	2	
IORZ	r	Inclusive or to Register Zero	1			Relative, Unconditional		
IORI,r	v	Inclusive or Immediate	2					
IORR,r	(*)a	Inclusive or Relative	2	PROGRAM	M STATUS	INSTRUCTIONS		
IORA,r	(*)a(,X)	Inclusive or Absolute	3	LPSU		Load Program Status, Upper	1	
EORZ	r	Exclusive or to Register Zero	1	LPSL		Load Program Status, Lower	1	
EORI,r	v	Exclusive or Immediate	2	SPSU		Store Program Status, Upper	1	
EORR,r	(*)a	Exclusive or Relative	2	SPSL		Store Program Status, Lower	1	
EORA,r	(*)a(,X)	Exclusive or Absolute	3	CPSU	v	Clear Program Status, Upper, Selective	2	
				CPSL	v	Clear Program Status, Lower, Selective	2	
COMPARI	SON INSTR	RUCTIONS		PPSU	v	Preset Program Status, Upper, Selective	2	
COMZ	r	Compare to Register Zero	1	PPSL	v	Preset Program Status, Lower, Selective	$2 \\ 2$	
COMI,r	v	Compare Immediate	2	TPSU	v	Test Program Status, Upper, Selective	2	
COMR,r	(*)a	Compare Relative	2	TPSL	v	Test Program Status Lower, Selective	2	
COMA,r	(*)a(,X)	Compare Absolute	3					
				INPUT/OU	JTPUT INS	TRUCTIONS		
ROTATE	INSTRUCTI	ONS	Length (bytes)	WRTD,r		Write Data	1	
RRR,r		Rotate Register Right	1	REDD,r		Read Data	1	
RRL,r		Rotate Register Left	1	WRTC,r		Write Control	1	
				REDC,r		Read Control	1	
BRANCH	INSTRUCT	ONS		WRTE,r	v	Write Extended	2	
	(*)a	Branch on Condition True Relative	2	REDE,r	v	Read Extended	2	
BCFR,v	(*)a (*)a	Branch on Condition False Relative	2					
BCTA,v	(*)a (*)a	Branch on Condition True Absolute	3	MISCELL	ANEOUS IN	STRUCTIONS		
BCFA,v	(*)a (*)a	Branch on Condition False Absolute	3	HALT		Halt, Enter Wait State	1	
BRNR,r	(*)a (*)a	Branch on Register Non-Zero Relative	2	DAR,r		Decimal Adjust Register	1	
BRNA,r	(*)a (*)a	Branch on Register Non-Zero Absolute	3	TMI.r	v	Test Under Mask Immediate	2	
BIRR,r	(*)a	Branch on Incrementing Register Relative	2	NOP		No Operation	1	
,.	()=							

APPENDIX F

NOTES ABOUT THE 2650 PROCESSOR

- 1. AUTO-INCREMENT, DECREMENT of index register. This feature is optional on any instruction which uses indexing with the exception of BXA and BSXA. The increment or decrement occurs before the index register is added to the displacement in the instruction.
- 2. The contents of registers when used for indexing are considered to be unsigned absolute numbers. Consequently, index registers can contain values from 0 to 255. They "wrap-around" so that the number following 255 is 0.
- 3. Only absolute addressing instructions can be indexed.
- 4. The Branch on Incrementing Register or Decrementing Register instructions perform the increment or decrement before testing for zero. The only time the branch address is not taken, is when the register contains zero.
- 5. All hardware relative addressing is implemented as modulo 8K and therefore relative addressing across the top of a page boundary will result in a physical address near the bottom of the page being accessed. For example:

1FFC₁₆ LODR,R2 \$+16

This instruction results, during execution, in accessing the byte at location 000C in the same page as the instruction. Similarly, negative relative addresses from near the bottom of a page may result in an effective address near the top of the page.

- 6. Page boundaries cannot be indexed across.
- 7. Data can always be accessed across a page boundary through use of relative indirect or absolute indirect addressing modes.
- 8. The only way to transfer control to a program in some other page is to branch absolute or branch indirectly to the new page. Program execution cannot flow across a page boundary.
- 9. Unconditional branch or branch to subroutine instructions are coded by specifying a value of 3 in the register/value field of BSTA, BSTR, BCTA or BCTR. Example:

EQU	3
• • •	
BSTA,UN	PAL
BCTR,3	LOOP

UN

Unconditional branches on conditions false (BCFA, BCFR) are not allowed.

APPENDIX G

ASC II AND EBCDIC CODES

This table presents the only characters that the assembler will recognize in an A or E type constant and their equivalent codes in hexadecimal.

VALID CHARACTERS	EBCDIC CODE	ASC II CODE	VALID CHARACTERS	EBCDIC CODE	ASC II CODE
0	FO	30	V	E5	56
1	F1	31	W	E6	57
2	F2	32	Х	E7	58
3	F3	33	Y	E8	59
4	F4	34	Z	E9	5A
5	F5	35	blank	40	20
6	F6	36		4B	2E
7	$\mathbf{F7}$	37	(4D	28
8	$\mathbf{F8}$	38	+	4E	2B
9	F9	39		4F	7C
A١	C1	41	&	50	26
В	C2	42	!	5A	21
С	C3	43	\$	5B	24
D	C4	44	*	5C	2A
E	C5	45)	5D	29
F	C6	46	;	5E	3B
G	C7	47	$\neg $ or \sim	5F	7E*
H	C8	48	$(\rightarrow$	60	2D
I	C9	49	/	61	2F
J	D1	$4\mathrm{A}$,	6B	2C
/ K/	D2	4B	%	6C	25
L	D3	4C	$-$ or \leftarrow	6D	5F*
Μ	D4	4D	>	6E	3E
Ν	D5	$4\mathrm{E}$?	6F	3F
0	D6	4F	:	7A	3A
Р	D7	50	#	7B	23
Q	D8	51	@	7C	40
R	D9	52	1	7D	27
S	E2	53	=	7E	3D
Т	E3	54	**	$7\mathrm{F}$	22
U	E4	55	<	4C	3C

*may have different graphic symbols on different computer systems

APPENDIX H

COMPLETE ASCII CHARACTER SET

\square	(MSB) b7		0	0	1	1	1 .	1
	b ₆				1	0	0	1	1
b4	b3	b ₂	b5	0	1	0	1	0	1
0	0	0	0	SP	0	@	Р	N	р
0	0	0	1	I	1	А	Q	а	q
0	0	1	0		2	В	R	b	r
0	0	1	1	#	3	С	S	с	s
0	1	0	0	\$	4	D	т	d	t
0	1	0	1	%	5	E	U	е	u
0	1	1	0	&	6	F	V	f	v
0	1	1	1	,	7	G	w	g	w
1	0	0	0	(8	Н	х	h	x
1	0	0	1)	9	Ī	Y	i	У
1	0	1	0	×	а.	J	Z	j.	z
1	0	1	1	+).	к	[k	{
1	1	0	0	,	<	L	1	l	Ī
1	1	0	1	-	=	Μ]	m	}
1	1	1	0		>	N	¢	n	~
1	1	1	1	/	?	0	~	0	DEL

APPENDIX I

POWERS OF TWO TABLE

APPENDIX J

HEXADECIMAL-DECIMAL CONVERSION TABLES

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

	HEXADECIMAL COLUMNS										
	6		5		4		3		2	1	
HEX	= DEC	HE)	(= DEC	HEX	= DEC	HEX	= DEC	HEX	= DEC	HEX	= DEC
0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	11,534,336	В	720,896	В	45,056	В	2,816	В	176	B	11
C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	0123		4567		0123 4567			0123 4567			
BYTE					BY	TE		BYTE			

Note: Decimal, hexadecimal, (and binary) equivalents of all numbers from 0 to 255 are listed on panels 9 – 12.

The table provides for direct conversion of hexadecimal and decimal numbers in these ranges:

Hexadecimal 000 to FFF

Decimal 0000 to 4095

In the table, the decimal value appears at the intersection of the row representing the most significant hexadecimal digits $(16^2 \text{ and } 16^1)$ and the column representing the least significant hexadecimal digit (16^0) .

Example:	$\mathrm{C21}_{16}$	=	3105_{10}	
	HEX	0	1	2
	C0	3072	3073	3074
	C1	3088	3089	3090
	C2	3104	3105	3106
	C3	3120	3121	3122

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F	0000 0016 0032 0048 0064 0096 0112 0128 0144 0160 0176 0192 0208 0224 0240	0001 0017 0033 0049 0065 0081 0097 0113 0129 0145 0161 0177 0193 0209 0225 0241	0002 0018 0034 0050 0082 0098 0114 0130 0146 0162 0178 0194 0210 0226 0242	0003 0019 0035 0051 0067 0083 0099 0115 0131 0145 0163 0179 0195 0211 0227 0243	0004 0020 0036 0052 0068 0084 0100 0116 0132 0148 0164 0180 0196 0212 0228 0244	0005 0021 0037 0053 0069 0085 0101 0117 0133 0149 0165 0181 0197 0213 0229 0245	0006 0022 0038 0054 0070 0102 0118 0134 0150 0166 0182 0198 0214 0230 0246	0007 0023 0039 0055 0071 0087 0103 0119 0135 0151 0167 0183 0199 0215 0231 0247	0008 0024 0040 0056 0072 0088 0104 0120 0136 0152 0168 0184 0200 0216 0232 0248	0009 0025 0041 0057 0073 0185 0121 0137 0153 0169 0185 0201 0217 0233 0249	0010 0026 0042 0058 0074 0090 0106 0122 0138 0154 0170 0186 0202 0218 0234 0250	0011 0027 0043 0059 0075 0107 0123 0139 0155 0171 0187 0203 0219 0235 0251	0012 0028 0044 0060 0092 0108 0124 0150 0172 0188 0204 0220 0252	0013 0029 0045 0061 0077 0125 0141 0157 0173 0189 0205 0221 0253	0014 0030 0046 0078 0110 0126 0142 0158 0174 0190 0206 0222 0238 0254	0015 0031 0047 0063 0095 0111 0127 0143 0159 0175 0191 0207 0223 0239 0255	
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F	
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F	0256 0272 0288 0320 0336 0352 0368 0352 0400 0416 0432 0448 0464 0480 0496	0257 0273 0289 0305 0321 0337 0353 0369 0385 0401 0417 0433 0449 0465 0481 0497	0258 0274 0290 0302 0322 0338 0354 0370 0386 0402 0418 0434 0450 0466 0482 0498	0259 0275 0291 0307 0323 0355 0371 0387 0403 0419 0435 0451 0467 0483 0499	0260 0276 0292 0308 0324 0340 0356 0372 0388 0404 0420 0436 0452 0468 0484 0500	0261 0277 0293 0305 0341 0357 0373 0389 0405 0421 0437 0453 0469 0485 0501	0262 0278 0294 0310 0342 0358 0374 0390 0405 0422 0438 0454 0470 0486 0502	0263 0279 0295 0311 0327 0343 0359 0375 0391 0423 0439 0423 0439 0455 0471 0487 0503	0264 0280 0296 0312 0324 0360 0376 0392 0408 0424 0440 0456 0472 0488 0504	0265 0281 0297 0313 0329 0345 0361 0377 0393 0425 0441 0457 0473 0489 0505	$\begin{array}{c} 0266\\ 0282\\ 0298\\ 0314\\ 0330\\ 0346\\ 0362\\ 0378\\ 0394\\ 0410\\ 0426\\ 0442\\ 0458\\ 0474\\ 0490\\ 0506 \end{array}$	0267 0283 0299 0315 0347 0363 0379 0395 0415 0427 0443 0459 0475 0491 0507	$\begin{array}{c} 0268\\ 0284\\ 0300\\ 0316\\ 0332\\ 0348\\ 0364\\ 0380\\ 0492\\ 0428\\ 0444\\ 0460\\ 0476\\ 0492\\ 0508\\ \end{array}$	0269 0285 0301 0317 0333 0349 0365 0381 0397 0415 0429 0445 0461 0477 0493 0509	$\begin{array}{c} 0270\\ 0286\\ 0302\\ 0318\\ 0334\\ 0350\\ 0366\\ 0382\\ 0398\\ 0416\\ 0430\\ 0446\\ 0442\\ 0478\\ 0494\\ 0510\\ \end{array}$	0271 0287 0319 0335 0351 0367 0383 0399 0415 0447 0443 0447 0463 0479 0495 0511	
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F	
20 21 22 23 24 25 26 27 28 29 28 29 20 22 20 22 22 22 5 22 5 22 5 22 5 2	0512 0528 0544 0560 0576 0592 0608 0624 0640 0656 0672 0688 0704 0720 0736 0752	0513 0529 0545 0561 0577 0593 0609 0625 0641 0657 0673 0689 0705 0721 0737 0753	0514 0530 0546 0562 0578 0690 0642 0654 0642 0642 0654 0690 0706 0722 0738 0754	0515 0531 0547 0563 0579 0691 0627 0643 0643 0643 0675 0691 0707 0723 0739 0755	0516 0532 0548 0564 0580 0592 0628 0644 0660 0672 0708 0724 0740 0756	0517 0533 0549 0565 0581 0597 0613 0629 0645 0645 0645 0693 0709 0725 0741 0757	0518 0534 0550 0566 0582 0598 0614 0630 0646 0646 0646 0694 0710 0726 0742 0758	0519 0535 0551 0567 0583 0595 0615 0647 0647 0647 0645 0711 0727 0743 0759	0520 0536 0552 0568 0584 0600 0616 0632 0648 0664 0696 0712 0728 0744 0760	0521 0537 0553 0569 0585 0601 0617 0633 0649 0665 0681 0697 0713 0729 0745 0761	0522 0538 0554 0570 0586 0602 0618 0634 0650 06682 0698 0714 0730 0746 0762	0523 0539 0555 0571 0687 0603 0619 0635 0651 0667 0683 0699 0715 0731 0747 0763	0524 0540 0556 0572 0588 0604 0620 0636 0652 0668 0668 0700 0716 0732 0748 0764	0525 0541 0557 0573 0589 0621 0637 0653 0665 0701 0717 0733 0749 0765	0526 0542 0558 0574 0590 0602 0638 0654 0670 0688 0702 0718 0702 0718 0734 0750 0766	0527 0543 0559 0575 0607 0623 0635 0667 0687 0703 0719 0735 0719 0735 0751 0767	
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F	
30 31 32 34 35 36 37 38 39 3A 3B 3C	0768 0784 0800 0816 0832 0848 0864 0880 0896 0912 0928 0928 0924 09260 0976	0769 0785 0801 0817 0833 0849 0865 0881 0897 0913 0929 0945 0961 0977	0770 0786 0802 0818 0834 0850 0866 0882 0898 0914 0930 0946 0962 0978	0771 0787 0803 0819 0835 0851 0867 0883 0895 0915 0931 0931 0963 0979	0772 0788 0804 0820 0836 0852 0868 0884 0900 0916 0932 0948 0964 0980	0773 0789 0805 0821 0837 0853 0869 0885 09017 0933 0949 0965 0981	0774 0790 0806 0822 0838 0854 0870 0886 0902 0918 0934 0934 0950 0966 0982	0775 0791 0807 0823 0839 0855 0871 0887 0903 0919 0935 0951 0967 0983	0776 0792 0808 0824 0840 0856 0872 0888 0904 0904 0920 0936 0952 0968 0984	0777 0793 0809 0825 0841 0857 0873 0889 0905 0921 0937 0953 0969 0985	0778 0794 0810 0826 0842 0858 0874 0890 0906 0922 0938 0954 0970 0986	0779 0795 0811 0827 0843 0859 0875 0891 0907 0923 0907 0923 0939 0955 0971 0987	0780 0796 0812 0828 0844 0860 0876 0892 0908 0924 0908 0924 0956 0972 0988	0781 0797 0813 0829 0845 0861 0877 0893 0909 0925 0941 0957 0973 0989	0782 0798 0814 0830 0846 0862 0878 0894 0910 0926 09458 0974 0990	0783 0799 0815 0831 0847 0863 0879 0895 0911 0927 0943 0959 0975 0991	

167

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
40 42 43 44 45 47 48 44 40 44 40 44 44 44 44 44 44 44 44 44	1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264	1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1176 1208 1224 1240 1256 1272	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275	1036 1052 1068 1084 1100 1116 1132 1148 1164 1196 1212 1228 1244 1260 1276	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277	1038 1054 1070 1085 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
50 51 52 53 54 55 56 57 58 57 58 57 58 50 50 50 50 55 50 55 55 55 55	1280 1296 1312 1328 1344 1360 1376 1392 1408 1424 1440 1456 1472 1488 1504 1520	1281 1297 1313 1329 1345 1361 1377 1393 1409 1425 1445 1457 1473 1489 1505 1521	1282 1298 1314 1330 1346 1362 1378 1394 1410 1426 1442 1458 1474 1490 1506 1522	1283 1299 1315 1331 1347 1363 1379 1395 1411 1427 1445 1459 1475 1491 1507 1523	1284 1300 1316 1332 1348 1364 1380 1396 1412 1428 1442 1428 14460 1476 1492 1508 1524	1285 1301 1317 1333 1349 1365 1381 1397 1413 1429 1443 1429 14461 1477 1493 1509 1525	1286 1302 1318 1334 1350 1366 1382 1398 1414 1430 1446 1462 1478 1494 1510 1526	1287 1303 1319 1335 1351 1367 1383 1399 1415 1431 1443 1443 1479 1463 1479 1495 1511 1527	1288 1304 1320 1336 1352 1368 1384 1400 1416 1432 1448 1464 1480 1496 1512 1528	1289 1305 1321 1337 1353 1369 1385 1401 1417 1433 1449 1465 1481 1497 1513 1529	1290 1306 1322 1338 1354 1370 1386 1402 1418 1434 1450 1466 1482 1498 1514 1530	1291 1307 1323 1339 1355 1371 1387 1403 1419 1435 1451 1467 1483 1499 1515 1531	1292 1308 1324 1340 1356 1372 1388 1404 1420 1446 1452 1468 1484 1500 1516 1532	1293 1309 1325 1341 1357 1373 1389 1405 1421 1437 1453 1469 1485 1501 1517 1533	1294 1310 1326 1342 1358 1374 1390 1406 1422 1438 1454 1470 1486 1502 1518 1534	1295 1311 1327 1343 1359 1375 1391 1407 1423 1439 1455 1471 1503 1519 1535
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
60 61 62 63 64 65 66 66 66 60 60 60 60 60 60 60 60 60 60	1536 1552 1568 1584 1600 1616 1632 1648 1660 1696 1712 1728 1744 1760 1776	1537 1553 1569 1585 1601 1617 1633 1649 1665 1681 1697 1713 1729 1745 1761 1777	1538 1554 1570 1586 1602 1618 1634 1634 1650 1682 1698 1714 1730 1746 1762 1778	1539 1555 1571 1587 1603 1619 1635 1651 1663 1699 1715 1747 1747 1763 1779	1540 1556 1572 1588 1604 1620 1636 1652 1668 1684 1700 1716 1732 1748 1764 1780	1541 1557 1573 1589 1605 1621 1637 1653 1669 1685 1701 1717 1733 1749 1765 1781	1542 1558 1574 1590 1606 1622 1638 1654 1670 1686 1702 1718 1734 1750 1766 1782	1543 1559 1575 1591 1607 1623 1639 1655 1671 1687 1703 1719 1755 1755 1755 1767	1544 1560 1576 1572 1608 1624 1640 1652 1688 1704 1720 1736 1752 1768 1784	1545 1561 1577 1593 1609 1625 1641 1657 1673 1689 1705 1721 1753 1759 1785	1546 1562 1578 1594 1610 1626 1642 1658 1674 1690 1706 1722 1738 1758 1770 1786	1547 1563 1579 1595 1611 1627 1643 1659 1691 1707 1723 1739 1755 1771 1787	1548 1564 1580 1596 1612 1628 1644 1660 1676 1692 1708 1724 1740 1756 1772 1788	1549 1565 1581 1591 1613 1629 1645 1661 1673 1709 1725 1741 1753 1789	1550 1566 1582 1598 1614 1630 1646 1662 1678 1694 1710 1726 1742 1758 1774 1790	1551 1567 1583 1599 1615 1631 1663 1679 1663 1679 1663 1711 1727 1743 1759 1775 1791
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
70 71 72 73 74 75 76 77 78 79 7A 78 70 7D	1792 1808 1824 1840 1856 1872 1888 1904 1936 1936 1952 1968 1984	1793 1809 1825 1841 1857 1873 1889 1905 1921 1937 1953 1969 1985	1794 1810 1826 1842 1858 1874 1890 1906 1922 1938 1954 1970 1985	1795 1811 1827 1843 1859 1875 1891 1907 1923 1923 1939 1955 1971 1987	1796 1812 1828 1844 1860 1876 1892 1908 1924 1940 1956 1972 1988	1797 1813 1829 1845 1861 1877 1893 1909 1925 1941 1957 1973 1989	1798 1814 1830 1846 1862 1878 1894 1910 1926 1942 1958 1974 1990	1799 1815 1831 1847 1863 1879 1895 1911 1927 1943 1959 1975 1991	1800 1816 1832 1848 1864 1880 1896 1912 1928 1944 1960 1976 1992	1801 1817 1833 1849 1865 1881 1897 1913 1929 1945 1961 1977 1993	1802 1818 1834 1850 1866 1882 1898 1914 1930 1946 1962 1978 1994	1803 1819 1835 1851 1867 1883 1899 1915 1931 1947 1963 1979 1995	1804 1820 1836 1852 1868 1884 1900 1916 1932 1948 1964 1980 1996	1805 1821 1837 1853 1869 1885 1901 1917 1933 1949 1965 1981 1997	1806 1822 1838 1854 1870 1886 1902 1918 1934 1950 1966 1982 1998	1807 1823 1839 1855 1871 1887 1903 1919 1935 1951 1967 1983 1999

168

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
80 81 82 83 84 85 86 87 88 88 88 88 80 80 85 85 85	2048 2064 2080 2096 2112 2128 2144 2160 2176 2208 2224 2208 2224 2240 2256 2272 2288	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289	2050 2066 2082 2098 2114 2130 2146 2162 2178 2198 2226 22258 2274 2290	2051 2067 2083 2099 2115 2131 2147 2163 2179 2211 2227 2243 2255 2291	2052 2068 2084 2100 2116 2132 2148 2148 2164 2196 2212 2228 2244 2260 2276 2292	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246 2262 2278 2294	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2295	2056 2072 2088 2104 2120 2136 2152 2168 2184 2206 2216 2232 2248 2264 2280 2296	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2217	2058 2074 2090 2106 2122 2138 2154 2170 2186 22018 2218 2218 2234 2250 2266 2282 2298	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2261 2283 2299	2060 2076 2092 2108 2124 214 2140 2156 2172 2188 2200 2236 2252 2268 2252 2268 2284 2300	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269 2285 2301	2062 2078 2094 2110 2126 2158 2174 2190 2206 2222 2238 2254 2254 2256 2302	2063 2079 2095 2111 2127 2143 2159 2175 219 2207 2223 2239 2255 2271 2287 2303
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
90 91 92 93 94 95 96 97 98 97 98 99 98 90 90 90 90 90 90 90 90 90 90 90 90 90	2304 2320 2336 2352 2368 2384 2400 2416 2432 2446 2432 2446 2480 2496 2528 2528 2544	2305 2321 2337 2353 2369 2385 2401 2417 2433 2449 2465 2481 249 2465 2481 2513 2513 2529 2545	2306 2322 2338 2354 2370 2386 2402 2418 2434 2450 2466 2482 2498 2514 2530 2546	2307 2323 2339 2355 2371 2387 2403 2435 2451 2467 2483 2451 2467 2483 2451 2451 2515 2531 2547	2308 2324 2340 2356 2372 2388 2404 2420 2436 2452 2468 2452 2468 2484 2506 2516 2532 2548	2309 2325 2341 2357 2373 2389 2405 2425 2405 2445 2469 2485 2501 2517 2533 2549	2310 2326 2342 2358 2374 2390 2406 2422 2438 2454 2454 2454 2454 2450 2486 2502 2518 2534 2550	2311 2327 2343 2359 2375 2391 2407 2423 2439 2455 2471 2487 2503 2551	2312 2328 2344 2360 2376 2492 2408 2424 2456 2472 2456 2472 2488 2504 2506 2552	2313 2329 2345 2361 2377 2493 2409 2425 2445 2457 2473 2489 2505 2521 2537 2553	2314 2330 2346 2362 2378 2394 2410 2426 2458 2474 2458 2474 2490 2506 2522 2538 2554	2315 2331 2347 2363 2379 2495 2411 2427 2443 2459 2455 2491 2507 2523 2555	2316 2332 2348 2364 2396 2412 2428 2442 2460 2476 2492 2508 2524 2524 2556	2317 2333 2349 2365 2381 2397 2413 2429 2445 2461 2477 2493 2509 2525 2541 2557	2318 2334 2350 2366 2382 2398 2414 2430 2446 2462 2478 2494 2510 2526 2542 2558	2319 2335 2351 2367 2383 2399 2415 2431 2447 2463 2495 2495 2495 2495 2495 2511 2527 2543 2559
	Û	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
A0 A1 A2 A3 A4 A5 A6 A7 A8 A7 A8 A7 A8 A0 AD0 AE0 AF0	2560 2576 2592 2608 2624 2640 2656 2672 2688 2704 2720 2736 2752 2768 2752 2768 2784 2800	2561 2577 2593 2609 2625 2641 2657 2673 2673 2673 2705 2721 2737 2753 2753 2765 2801	2562 2578 2594 2610 2626 2642 2658 2674 2600 2706 2722 2738 2754 2770 2786 2802	2563 2579 2595 2611 2627 2643 2659 2675 2691 2707 2723 2739 2755 2771 2787 2803	2564 2580 2596 2612 2628 2644 2660 2676 2692 2708 2724 2740 2756 2772 2788 2804	2565 2581 2597 2613 2629 2645 2661 2677 2693 2709 2725 2741 2757 2773 2789 2805	2566 2582 2598 2614 2630 2646 2662 2678 2694 2710 2726 2742 2758 2774 2790 2806	2567 2583 2599 2615 2631 2647 2663 2679 2663 279 2695 2711 2727 2743 2759 2775 2791 2807	2568 2584 2600 2616 2632 2648 2664 2680 2691 2791 2728 2744 2760 2776 2776 2792 2808	2569 2585 2601 2617 2633 2649 2665 2681 2697 2713 2729 2745 2761 2777 2793 2809	2570 2586 2602 2618 2634 2650 2666 2682 2698 2714 2730 2746 2762 2778 2794 2810	2571 2587 2603 2619 2635 2651 2667 2683 2699 2715 2731 2747 2763 2779 2795 2811	2572 2588 2604 2620 2636 2652 2668 2684 2700 2716 2732 2748 2748 2764 2780 2796 2812	2573 2589 2605 2621 2637 2653 2669 2685 2701 2713 2733 2749 2765 2781 2797 2813	2574 2590 2606 2622 2638 2654 2670 2686 2702 2718 2734 2750 2766 2782 2798 2814	2575 2591 2607 2623 2639 2655 2671 2703 2719 2735 2751 2767 2783 2767 2783 2799 2815
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
BO B1 B2 B3 B4 B5 B6 B7 B8 B4 B8 B4 B4 B5 B4 B5 B5 B5 B5 B5 B5 B5	2816 2832 2848 2864 2896 2912 2928 2944 2960 2976 2976 2992 3008 3024 3040 3056	2817 2833 2849 2865 2881 2897 2913 2929 2945 2961 2973 3009 3025 3041 3057	2818 2834 2856 2886 2898 2914 29346 2946 2946 2962 2978 2994 3010 3026 3042 3058	2819 2835 2851 2867 2883 2899 2915 2931 2947 2963 2979 2953 2979 2951 3027 3043 3059	2820 2836 2852 2868 2900 2916 2938 2964 2980 2964 2980 2964 2980 2964 3012 3028 3044 3060	2821 2837 2853 2869 2901 2917 2933 2945 2965 2981 2997 3013 3029 3045 3061	2822 2838 2854 2856 2902 2918 2934 2934 2936 2982 2998 3014 3030 3046 3062	2823 2839 2855 2851 2903 2919 2935 2951 2983 2997 2983 2997 2983 2997 3015 3031 3047 3063	2824 2840 2856 2872 2904 2920 2936 2952 2968 2984 3000 3016 3016 3048 3064	2825 2841 2857 2873 2905 2921 2937 2953 2953 2985 3001 3017 3033 3049 3065	2826 2842 2858 2874 2906 2922 2938 2954 2954 2986 3002 3018 3034 3050 3066	2827 2843 2859 2875 2891 2907 2923 2939 2955 2971 2987 3003 3019 3019 3051 3051 3067	2828 2844 2860 2892 2908 2924 2940 2957 2988 3004 3026 3036 3052 3068	2829 2845 2861 2873 2909 2925 2941 2957 2973 2989 3005 3021 3037 3053 3069	2830 2846 2862 2878 2994 2926 2942 2954 2974 2990 3006 3026 3038 3054 3070	2831 2847 2863 2879 2911 2927 2943 2957 2991 3007 3023 3039 30055 3071

	Û	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
CO C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232 3248	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263
CC CD CE CF	3264 3280 3296 3312	3265 3281 3297 3313	3266 3282 3298 3314	3267 3283 3299 3315	3268 3284 3300 3316	3269 3285 3301 3317	3270 3286 3302 3318	3271 3287 3303 3319	3272 3288 3304 3320	3273 3289 3305 3321	3274 3290 3306 3322	3275 3291 3307 3323	3276 3292 3308 3324	3277 3293 3309 3325	3278 3294 3310 3326	3279 3295 3311 3327
	D	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA D8 D9 DA DB DC DD DC DC DC DC DC DC DC DC DC D1 D1 D1 D2 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	3324 3344 3360 3376 3408 3424 3440 3456 3472 3488 3504 3520 3536 3552 3568	33245 3345 3361 3377 3409 3425 3441 3457 3447 3457 3473 3489 3505 3521 3537 3553 3569	33346 33462 3378 3394 3410 3426 3442 3458 3474 3490 3502 3538 3554 3570	3331 3347 3363 3379 3411 3427 3443 3459 3475 3491 3507 3523 3539 3555 3571	3332 3348 3364 3380 3412 3428 3444 3460 3476 3492 3504 3524 3524 3556 3572	3333 3349 3365 3381 3413 3429 3445 3445 3445 3461 3477 3493 3503 3525 3541 3557 3573	3334 3350 3366 3382 3398 3410 3446 3430 3446 3462 3478 3546 3526 3526 3558 3574	3335 3351 3367 3383 3495 3431 3447 3463 3479 3463 3479 3451 3527 3543 3559 3575	3336 3352 3368 3384 3406 3432 3448 3464 3480 3548 3512 3528 3528 3528 3544 3560 3576	3337 3353 3369 3385 34017 3433 3449 3465 3481 349 3545 3513 3529 3545 3561 3577	3338 3354 3370 3386 3408 3434 3434 3430 3482 3498 3482 3498 3514 3530 3546 3552 3578	3339 3355 3371 3387 3403 3435 3451 3451 3467 3483 3495 3515 3531 3547 3563 3579	3340 3356 3372 3388 3402 3436 3452 3436 3452 3484 3506 3516 3532 3548 3564 3580	3341 3357 3373 3405 3421 3437 3453 3469 3485 3501 3517 3533 3549 3565 3581	3342 3358 3374 3390 3422 3438 3454 3470 3486 3502 3518 3534 3550 3566 3582	3343 3359 3375 3391 3407 3423 3439 3455 3471 3487 3503 3513 3551 3551 3551 3567 3583
	Ü	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
E0 E1 E2 E3 E4 E5 E6 E7 E8 E7 E8 E9 E0 E0 E0 E0 E0 E0 E0 E0 E0 E0 E0 E0 E0	3584 3600 3616 3632 3648 3664 3680 3664 3680 364 3712 3728 3724 3728 3744 3760 3776 3792 3808 3824	3585 3601 3617 3633 3649 3685 3681 3697 3713 3729 3745 3745 3745 3777 3793 3809 3825	3586 3602 3618 3634 3650 3682 3698 3714 3730 3746 3778 3778 3794 3810 3826	3587 3603 3619 3635 3651 3683 3699 3715 3731 3747 3763 3779 3795 3811 3827	3588 3604 3620 3636 3652 3684 3700 3716 3732 3748 3768 3780 3796 3812 3828	3589 3605 3621 3637 3653 3685 3701 3717 3733 3749 3765 3781 3797 3813 3829	3590 3606 3622 3638 3654 3654 3686 3702 3718 3734 3750 3766 3782 3798 3798 3814 3830	3591 3607 3623 3639 3655 3655 3687 3703 3719 3735 3751 3767 3783 3799 3815 3831	3592 3608 3624 3640 3656 3672 3688 3704 3720 3736 3752 3784 3800 3816 3832	3593 3609 3625 3641 3657 3673 3785 3705 3721 3737 3753 3753 3785 3801 3817 3833	3594 3610 3626 3642 3654 3670 3706 3706 3722 3738 3754 3770 3786 3802 3818 3834	3595 3611 3627 3643 3659 3675 3707 3723 3739 3755 3775 3787 3803 3819 3835	3596 3612 3628 3644 3660 3676 3692 3708 3724 3740 3752 3772 3788 3804 3820 3836	3597 3613 3629 3645 3645 3677 3693 3709 3725 3741 3757 3773 3773 3773 3773 3789 3805 3821 3837	3598 3614 3630 3646 3678 3694 3710 3726 3742 3752 3774 3790 3806 3822 3838	3599 3615 363 3647 3663 3679 3663 3711 3727 3743 3759 3775 3775 3791 3807 3807 3823 3839
	U 3840	1 3841	2 3842	3 3843	4 3844	5 3845	6 3846	7 3847	8 3848	9 3849	A 3850	B 3851	C 3852	D 3853	E 3854	F 3855

170

APPENDIX K

COMMAND SUMMARY

COMMAND NAME	PARAMETERS	DESCRIPTION
DUMP.	LOC, FWA-LWA(;; LOC, FWA-LWA)	Display the area of memory. FWA-LWA, when- ever the instruction at LOC executes.
FEND	None	Execute the last simulation and terminate the entire run.
INPUT	VALUE(;; VALUE)	Define the data to be read by simulated I/O instructions.
INSTR.	$LOC(; \dots; LOC)$	Display the processor registers whenever the instruction at LOC executes.
LIMIT	NO	Specify the total number of instructions executed.
PATCH	LOC, VALUE(;; LOC, VALUE)	Initialize each memory location, LOC, to VALUE.
REFER.	LOC(; ;LOC)	Display the processor register whenever the in- struction at LOC is referenced by another instruction.
SETP.	LOC(,PSL=VALUE) (,PSU=VALUE)	Set the program status byte (lower and/or upper) to VALUE whenever the instruction at LOC executes.
SETR.	LOC(,R0=VALUE)(R6=VALUE)	Set the general purpose registers to VALUE whenever the instruction at LOC executes.
SROM	FWA-LWA	Specify the boundaries of Read-Only Memory.
START	LOC	Start the simulated program execution at LOC.
STAT	None	Display instruction statistics at end of program execution.
STOP.	$LOC(; \ldots; LOC)$	Terminate the program execution when the in- struction at LOC executes.
TEND	None	Execute the last simulation and prepare to read the User Commands for the next simulation.
TRACE.	FWA-LWA(; ;FWA-LWA)	Display the processor registers whenever an in- struction executes, which lies within the area of memory, FWA-LWA.
	NAME DUMP. FEND INPUT INSTR. LIMIT PATCH REFER. SETP. SETR. SETR. SROM START STAT STOP. TEND	NAMEPARAMETERSDUMP.LOC, FWA-LWA(; ;LOC, FWA-LWA)FENDNoneINPUTVALUE(; ;VALUE)INSTR.LOC(; ;LOC)LIMITNOPATCHLOC, VALUE(; ;LOC, VALUE)REFER.LOC(; ;LOC)SETP.LOC(,RO=VALUE) (,PSU=VALUE)SETR.LOC (,RO=VALUE) (R6=VALUE)SROMFWA-LWASTATLOCSTOP.LOC (; ; LOC)TENDNone

APPENDIX L

ERROR MESSAGES

Whenever the Simulator detects an error in the User Commands, it prints one of the following error messages:

ERROR IN OBJECT MODULE CARD NUMBER

the 2650 object module is incorrectly formatted.

INPUT DATA TABLE OVERFLOW

an INPUT command attempted to expand the simulated data input buffer beyond its limit (200 bytes).

PARAMETER OUT OF RANGE

a User Command either contains an address which is outside the bounds of simulated memory or the command defines a datum which is larger than one byte (255_{10}) .

SIM MEMORY EXCEEDED

a 2650 object module loads into an area which is outside of simulated memory.

SYNTAX ERROR IN COMMAND

the command parameters are either missing or in error.

TOO MANY COMMANDS

the maximum number of dynamic commands has been exceeded.

TOO MANY DUMP COMMANDS

the maximum number of DUMP commands has been exceeded.

TOO MANY SET REGISTER COMMANDS

the maximum number of SETR. commands has been exceeded.

TOO MANY SET PSB COMMANDS

the maximum number of SETP. commands has been exceeded.

UNRECOGNIZED COMMAND

a command has been read which is unknown to the Simulator.

UNEXPECTED END OF FILE

either the object module or the set of User Commands is missing, or one of their respective card decks is incorrectly formatted, or the FEND command is missing.

Whenever the Simulator detects an error while the simulated program is executing it prints one of the following error messages:

ADDRESS OUT OF RANGE

an instruction attempted to access a location which lies outside of simulated memory.

INSUFFICIENT INPUT DATA

a I/O instruction attempted to read another datum from the input data buffer (INPUT) after all the data from the buffer had been read. The simulated input register remains unchanged i.e., the instruction is essentially ignored, and program execution continues.

LC= ATTEMPT TO STORE INTO ROM

an instruction attempted to store data into the area designated as ROM (SROM).

LC EXCEEDS MEMORY

the program attempted to execute a memory location which lies outside of simulated memory.

NO KNOWN OPCODE

the program attempted to execute a memory location which did not contain a valid instruction. Either the program was modified during execution or the program is attempting to execute data.

APPENDIX M

SIMULATOR RESTRICTIONS

SIMULATOR RESTRICTIONS

- 1. The simulated memory reserved by the Simulator for program storage is limited to 2048 bytes.* Thus, the Simulator will accept only programs or program segments which fit into this area. This implies that the 2650 paging facility (page size = 8192 bytes) cannot be simulated.
- 2. Some User Commands are limited in the amount of entries they may accept.

COMMAND	LIMIT
DUMP.	5 LOC's
SETR.	4 LOC's
SETP.	2 LOC's
INPUT	200 VALUE's
All "dynamic" commands	30 LOC's (for TRACE. count 1
	for each set of FWA-LWA)

APPENDIX N

SIMULATOR RUN PREPARATION

In order to prepare a program for execution by the Simulator, the programmer:

- 1. Codes a program in 2650 Assembly Language.
- 2. Assembles the program until no assembly errors occur.
- 3. Obtains the object module and listing for the assembled program.
- 4. Generates command cards using addresses from the listing of the assembled program.
- 5. Submits the object module and the command cards in that order for a Simulator run.

APPENDIX P

8-BIT N-CHANNEL MICROPROCESSOR 2650 SERIES

2650 SERIES

Manufacturer reserves the right to make design and process changes and improvements.

DESCRIPTION

The 2650A, A-1, B and B-1 are additional members of the Signetics family of 8 bit, NMOS microprocessors.

The 2650A is a functional equivalent of the 2650 with a new mask design which provides improved device operating margins.

The 2650A-1 is a high speed version of the 2650A.

The 2650B is a variation of the 2650A microprocessor. Features have been added to the original 2650A to make the 2650B more powerful and easier to use.

The 2650B-1 is a high speed version of the 2650B.


FEATURES

- Static 8 bit parallel NMOS microprocessor
- Single power supply of +5 volts
- TTL level single phase clock
- TLL compatible inputs and outputs
 Variable length instructions of 1, 2 or 3 bytes
- 32K byte addressing range
- Coding efficiency with multiple addressing modes
- Synchronous or asynchronous memory and I/O interface
- Interfaces directly with industry standard memories
- Single bit serial I/O path
- Seven 8 bit addressable general purpose registers
- Vectored interrupt
- Subroutine return address stack

ORDERING CODE (All Device Types Operate Over 0°C to 70°C Temperature Range)

PACKAGES	CYCLE TIME						
FACKAGES	1.5µs	2.4µs					
Ceramic DIP	2650A-1I • 2650B-1I	2650AI • 2650BI					
Plastic DIP	2650A-1N • 2650B-1N	2650AN • 2650BN					


PIN CONFIGURATION



NOTE

1. For 2650B and 2650B-1 pin 15 is $\overline{\text{BEN}}$ and pin 25 is CYLAST

MICROPROCESSOR BLOCK DIAGRAM



PIN DESIGNATION

MNEMONIC	NUMBER	NAME	TYPE	FUNCTION
ADR0-ADR12	14-2	Address lines	0	Low order memory address lines for instruction or operand fetch. ADR0 is the least significant bit and ADR12 is the most significant bit. ADR0 through ADR7 are also used as the I/O device address for extended I/O instructions.
ADR13-E/NE	19	Address 13- Extended/Non extended	0	Low order memory page address line during memory reference instructions. For I/O instructions this line discriminates between extended and non-extended I/O instructions.
ADR14-D/C	18	Address 14- Data/Control	0	High order memory page address line during memory reference instructions. It also serves as the I/O device address for non-extended I/O instructions.
ADREN	15	Address enable (2650A, 2650A-1)	Т	Active low input allowing 3-state control of the address bus ADR0- ADR12.
BEN	15	Bus enable (2650B, 2650B-1)	I	Active low input allowing 3-state control of the address bus ADR0 through ADR14, data bus DBUS0 through DBUS7, WRP, \overline{R}/W , M/\overline{IO} and OPREQ.
DBUS0-DBUS7	33-26	Data bus	1/0	These lines provide communication between the CPU, Memory, and I/O devices for instruction and data transfers.
DBUSEN	25	Data bus enable (2650A, 265A-1)	I	This active low input allows tri-state control of the data bus.
CYLAST	25	Cycle last (2650B, 2650B-1)	0	Active high output indicates that the associated machine cycle is the last cycle of the instruction currently being executed.
OPREQ	24	Operation request	0	Indicates to external devices that all address, data and control information is valid.
OPACK	36	Operation acknowledge	Т	Active low input indicating completion of an external operation. This allows asynchronous functioning of external devices.
M/IO	20	Memory/input-output	0	Indicates whether the current operation references memory or I/O.
R /W	23	Read/Write	0	Indicates a read or a write operation.
WRP	22	Write pulse	0	This is a timing signal from the 2650 that provides a positive-going pulse during each requested write operation (memory or I/O) and a high level during read operations.
SENSE	1	Sense	Т	The sense bit in the PSU reflects the logic state of the sense input to the processor at pin #1.
FLAG	40	Flag	0	The flag bit in the PSU is tied to a latch that drives the flag output at pin #40.
INTREQ	17	Interrupt request	1	This active low input line indicates to the processor that an external device is requesting service. The processor will recognize this signal at the end of the current instruction if the interrupt inhibit status bit is zero.
INTACK	34	Interrupt acknowledge	0	This line indicates that the 2650 is ready to receive the interrupt vector (relative address byte) from the interrupting device.
PAUSE	37	Pause	1	This active low input is used to suspend processor operation at the end of the current instruction.
RUN/WAIT	35	Run / Wait	0	This output is a processor status indicator. During normal operation this line is high. If the processor is halted either by executing a halt instruction or by a low input on the pause line, the run/wait line will go low.
RESET	16 .	Reset	1	Resets the instruction address register to zero. Clears interrupt inhibit (2650A). Sets interrupt inhibit (2650B).
CLOCK	38	Clock	1	A positive going pulse train that determines the instruction execution time.
Vcc	39	+5V	1	+5V power
GND	21	GND	1	Ground

signetics

2650 SERIES

FUNCTIONAL DESCRIPTION

The 2650 series processors are general purpose, single chip, fixed instruction set, parallel 8-bit binary processors. A general purpose processor can perform any data manipulations through execution of a stored sequence of machine instructions. The processor has been designed to closely resemble conventional binary computers, but executes variable length instructions of one to three bytes in length.

The 2650 series contains a total of seven general purpose registers, each eight bits long. They may be used as source or destination for arithmetic operations, as index registers, and for I/O transfers.

The processor can address up to 32,768 bytes of memory in four pages of 8,192 bytes each. The processor instructions are one, two, or three bytes long, depending on the instruction. Variable length instructions tend to conserve memory space since a one-or-two byte instruction may often be used rather than a three byte instruction. The first byte of each instruction always specifies the operation to be performed and the addressing mode to be used. Most instructions use six of the first eight bits for this purpose, with the remaining two bits forming the register field. Some instructions use the full eight bits as an operation code.

The data bus and address signals are tristate to provide convenience in system design. Memory and I/O interface signals are asynchronous so that direct memory access (DMA) and multiprocessor operations are easy to implement.

The block diagram for the 2650 series (figure 1) shows the major internal components and the data paths that interconnect them. In order for the processor to execute an instruction, it performs the following general steps:

- 1. The instruction address register provides an address for memory.
- 2. The first byte of an instruction is fetched from memory and stored in the instruction register.
- The instruction register (IR) is decoded to determine the type of instruction and the addressing mode.
- If an operand from memory is required, the operand address is resolved and loaded into the operand address register.
- 5. The operand is fetched from memory and the operation is executed.
- The first byte of the next instruction is fetched.

The instruction register holds the first byte of each instruction and directs the subsequent operations required to execute each instruction. The IR contents are decoded and used in conjunction with the timing information to control the activation and sequencing of all the other elements on the chip. The holding register is used in some multiple-byte instructions to contain further instruction information and partial absolute addresses.

The arithmetic logic unit (ALU) is used to perform all of the data manipulation operations, including load, store, add, subtract, AND, inclusive OR, exclusive OR, compare, rotate, increment and decrement. It contains and controls the carry bit, the overflow bit, the interdigit carry and the condition code register.

The register stack contains six registers that are organized into two banks of three registers each. The register select bit picks one of the two banks to be accessed by instructions. In order to accommodate the register-to register instructions, register zero (R0) is outside the array. Thus, register zero is always available along with one set of three registers.

The address adder is used to increment the instruction address and to calculate relative and indexed addresses.

The instruction address register holds the address of the next instruction byte to be

accessed. The operand address register stores operand addresses and sometimes contains intermediate results during effective address calculations.

The return address stack (RAS) is a last in, first out (LIFO) storage which receives the return address whenever a branch-to-subroutine instruction is executed. When a return instruction is executed, the RAS provides the last return address for the processor's IAR. The stack contains eight levels of storage so that subroutines may be nested up to eight levels deep. The stack pointer is a three bit wraparound counter that indicates the next available level in the stack. It always points to the current address.

PROGRAM STATUS WORD

The program status word (PSW) is a major feature of the 2650 which greatly increases its flexibility and processing power. The PSW is a special purpose register within the processor that contains status and control bits.

It is divided into two bytes called the program status upper (PSU) and program status lower (PSL). The PSW bits may be tested, loaded, stored, preset, or cleared using the instructions which affect the PSW. The bits are utilized as shown in table 1.

Table 1 PROGRAM STATUS WORD

PSU0,1,2	SP	Pointer for the return address stack.
PSU3,4	UF 1,2	Setable testable user flags in 2650B, B-1. In 2650A, A-1, these bits are
		always zero.
PSU5	Ш	Used to inhibit recognition of additional Interrupts.
PSU6	F	Flag is a latch directly driving the flag output.
PSU7	S	Sense equals the state of the sense input.
PSL0	C	Carry stores any carry from the high-order bit of ALU.
PSL1	COM	Compare determines if a logical or arithmetic comparison is to be
		made.
PSL2	OVF	Overflow is set if a two's complement overflow occurs.
PSL3	WC	With carry determines if the carry is used in arithmetic and rotate
		instructions.
PSL4	RS	Register select identifies which bank of 3 GP registers is being used.
PSL5	IDC	Inter digit carry stores the bit-3 to bit-4 carry in arithmetic operations.
PSL6,7	CC	Condition code is affected by compare, test and arithmetic instructions.

SU							
7	6	5	4	3	2	1	0
S	F	Ш	UF 1	UF2	SP2	SP1	SP0
	S		nse				
	-	El.	-				

F	Flag	
11	Interrupt	inhibit

- UF1 User flag 1
- UF2 User flag 2
- SP2 Stack pointer two
- SP1 Stack pointer one
- SP0 Stack pointer zero

 7
 6
 5
 4
 3
 2
 1
 0

 CC1
 CC0
 IDC
 RS
 WC
 OVF
 COM
 C

 CC1
 Condition code one

CCO	Condition code zero
IDC	Interdigit carry
RS	Register bank select
WC	With/without carry
OVF	Overflow
COM	Logical arithmetic compare

C Carry/borrow

Signetics

INPUT/OUTPUT INTERFACE

The 2650 series microprocessor has a set of versatile I/O instructions and can perform I/O operations in a variety of ways. One-and two-byte I/O instructions are provided, as well as a special single-bit I/O facility. The I/O modes provided by the 2650 are designated as data, control, and extended I/O.

Data or control I/O instructions, also called non-extended I/O instructions, are one byte long. Any general purpose register can be used as the source or destination. A special control line indicates if either a data or control instruction is being executed.

Extended I/O is a two-byte read or write instruction. Execution of an extended I/O instruction will cause an 8-bit address, taken from the second byte of the instruction, to be placed on the low order eight address lines. The data, which can originate or terminate with any general purpose register, is placed on the data bus. This type of I/O can be used to simultaneously select a device and send data to it.

Memory reference instructions that address data outside of physical memory may also be used for I/O operations. When an instruction is executed, the address may be decoded by the I/O device rather than memory.

MEMORY INTERFACE

The memory interface consists of the address bus, the 8-bit data bus and several signals that operate in an interlocked or handshaking mode.

The write pulse signal is designed to be used as a memory strobe signal for any memory type. It has been particularly optimized to be used as the chip enable or read/write signal.

INTERRUPT HANDLING CAPABILITY

The 2650 series has a single level hardware vectored interrupt capability. When an interrupt occurs, the processor finishes the current instruction and sets the interrupt inhibit bit in the PSW. The processor then executes a branch to subroutine relative to location zero (ZBSR) instruction and sends out interrupt acknowledge and operation request signals. On receipt of the INTACK signal, the interrupting device inputs an 8-bit address, the interrupt vector, on the data bus. The relative and relative indirect addressing modes combined with this 8-bit address allow interrupt service routines to begin at any addressable memory location.

INSTRUCTION SET

It may be seen from examination of the 2650 instruction set that there are many powerful instructions which are all easily understood and are typical of larger computers. There are one-, two-, and three-byte instructions as a result of the multiplicity of addressing modes. See table 2 for a complete listing and figure 2 for instruction formats. Automatic incrementing or decrementing of an index register is available in the arithmetic indexed instructions. All of the branch instructions except indexed branching can be conditional.

Register-to-register instructions are one byte; register-to-storage instructions are two or three bytes long. The two-byte register-to-memory instructions are either immediate or relative addressing types.

SUMMARY OF DIFFERENCES BETWEEN 2650A/2650A-1 AND 2650B/2650B-1

1. Pin out: 2650B and 2650A differ in two pin functions. In the 2650B, pin 15 becomes bus enable and pin 25 becomes cycle last.

2. Program status word upper: PSU bits 3 and 4 are setable, testable user flags in the 2650B/B-1. These bits are always zero in the 2650A/A-1.

3. Instruction set: Two instructions have been added to the 2650B/B-1 to facilitate saving and restoring the program status lower during interrupt processing. These are: LDPL-Load program status lower from memory, and STPL-Store program status lower from memory.

4. Instruction execution time: Certain Z-format instructions in the 2650B/B-1 execute in 1 cycle rather than 2. These are: LODZ, SUBZ, COMZ, STRZ, IORZ, ANDZ, ADDZ and EORZ.

2650 SERIES

Table 2 INSTRUCTION SET SUMMARY

	MNE-	DESCRIPTION OF OPERATION		OP (R o						BIT							NOTE
	MONIC		3	2	1	0	сс	IDC	с	OVF	SP	11	F	BYTES	CYCLES	FORMAT (Figure 2)	
LOAD/STORE	$LOD \begin{cases} Z \\ I \\ R \\ A \end{cases}$		07 0B	02 06 0A 0E	05 09	08	• • •							1 2 2 3	2 2 3 4	Z I R A	1,12 1 1,6 6
LOAD	STR {Z R A	Store relative	СВ	C2 CA CE	C9		•						-	1 2 3	2 3 4	Z R A	1,12 6 6
ETIC	ADD $\begin{cases} Z \\ I \\ R \\ A \end{cases}$	Add immediate w/wo carry Add relative w/wo carry Add absolute w/wo carry	87 8B 8F	82 86 8A 8E A2	85 89 8D	88 8C	•	• • • • •	• • • •	• • • •				1 2 2 3 1	2 2 3 4 2	Z I R A Z	1,12 1 1,6 1,6 1,12
ARITHMETIC	SUB R A DAR	Subtract relative w/wo borrow Subtract absolute w/wo borrow	AB AF	A6 AA AE 96	A9 AD		• • •	•	•	•				2 2 3 1	2 3 4 3	I R A Z	1 1,6 1,6 1,10
	AND $\begin{cases} Z \\ I \\ R \\ A \end{cases}$	AND to register zero AND immediate AND relative AND absolute	47 4B		49	 44 48 4C	•							1 2 2 3	2 2 3 4	Z I R A	1,12 1 1,6 1,6
LOGICAL	IOR $\begin{cases} Z \\ I \\ R \\ A \end{cases}$	Inclusive-OR relative				68	•							1 2 2 3	2 2 3 4	Z I R A	1,12 1 1,6 1,6
	EOR EOR C I R A	Exclusive-OR immediate Exclusive-OR relative		22 26 2A 2E	29	24 28	•							1 2 3	2 2 3 4	Z I R A	1,12 1 1,6 1,6
ARE		arithmetic/logical		E2 E6			•							1 2	2 2	Z I	2,12 3
ROTATE/COMPARE	R	Compare relative arithmetic/ logical		EA EE			•							2	3 4	R	3,6 3,6
ROTAT	RRR RRL	logical Rotate register w∕wo carry	53	52 D2	51	50	•	•	•	•				1	2	Z Z	1

NOTES

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative. 2. Condition code (CC1, CC0): 01 if RO > r, 00 if RO = r, 10 if RO < r. 3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V.

4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits

are 1s.5. Index register must be register 3 or 3'.6. Requires two additional cycles if indirection is specified.

Requires two additional cycles if indirection is specified and branch is taken.
 Specify CC = 11 for unconditional branch.
 RS, WC and COM bits in PSW are also affected.

10. CC assumes number in register is a binary number.

2650B, 2650B-1 only.
 For 2650B, 2650B-1, execution requires one cycle.

2650 SERIES

Table 2 INSTRUCTION SET SUMMARY (Cont'd)

	MNE-			OP (R o	COD r CC						_						
	MONIC	DESCRIPTION OF OPERATION	3	2	1	0	сс		с	OVF		11	F	BYTES	CYCLES	FORMAT (Figure 2)	NOTE
	BCI	Branch on condition true relative Branch on condition true absolute Branch on condition false relative		1A 1E	2.2	1C			2	v				2 3 2	3 3 3	R B R	7,8 7,8
		Branch on condition false absolute	-	9E	9D	90								3	3	В	7 7
BRANCH	BRN	 Branch on register non-zero relative Branch on register non-zero absolute 		5A 5E										2 3	3 3	R	7,8 7,8
	BIR	 Branch on incrementing register relative Branch on incrementing 		DA DE										2 3	3 3	R B	7,8 7,8
	BDR {	register absolute Branch on decrementing register relative Branch on decrementing		FA FE										2	3 3	R	7,8
	,	register absolute		FE	FU	FU								3	3	в	7,8
	ZBRR BXA	Zero branch relative, unconditional Branch indexed absolute, unconditional	9B 9F	_	_	_								2 3	3 3	ER EB	6 5,6
	BST {	Branch to subroutine on con- dition true, relative Branch to subroutine on con-		ЗА 3E				-			•			2	3	R	7,8
N		A Branch to subroutine on con- dition true, absolute B Branch to subroutine on con-		BA										3	3	B	7,8
SUBROUTINE BRANCH/RETURN	BSF	dition false, relative Branch to subroutine on con- dition false, absolute	_	BE							•			3	3	В	7
BRANCH	BSN	Branch to subroutine on non- zero register, relative Branch to subroutine on non-		7A 7E							•			2	3 3	R B	7,8 7,8
OUTINE	ZBSR	zero register, absolute Zero branch to subroutine relative, unconditional	вв		. <u> </u>	_								2	3	ER	6
SUBR	BSXA	Branch to subroutine, indexed, absolute unconditional	BF	_	-									3	3	EB	5,6
	RET {			16 36	15 35						•	•		1	3 3	Z Z	8 8

NOTES

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative.

2. Condition code (CC1, CC0): 01 if R0 > r, 00 if R0 = r, 10 if R0 < r. 3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V. 4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits

are 1s.

5. Index register must be register 3 or 3'.

6. Requires two additional cycles if indirection is specified.

Requires two additional cycles if indirection is specified and branch is taken.
 Specify CC = 11 for unconditional branch.

9. RS, WC and COM bits in PSW are also affected.

10. CC assumes number in register is a binary number.

11. 2650B, 2650B-1 only.

12. For 2650B, 2650B-1, execution requires one cycle.

2650 SERIES

Table 2 INSTRUCTION SET SUMMARY (Cont'd)

			C		OD						-						
	MNE- MONIC	DESCRIPTION OF OPERATION		2	1	0	сс			OVF		п	F	BYTES	CYCLES	FORMAT (Figure 2)	NOTE
INPUT/QUTPUT	WRTD REDD WRTC REDC WRTE REDE	Read data I Write control I Read control I Write extended I			F1 71 B1 31 D5 55	70 B0 30 D4 54	•							1 1 1 2 2	2 2 2 3 3	Z Z Z I I	1
MISC.	HALT NOP TMI	Halt, enter wait state 40 No operation C0 Test under mask immediate F7 F6 F5 F4			1 1 2	1 1 3	E I	4									
SU	$\begin{array}{c} LPS \\ L \\ SPS \\ L \\ L \\ DPL \end{array}$	Load program status, upper Load program status, lower Store program status, upper Store program status, lower Load program status lower from memory		92 93 12 13 10			•	•	•	•	•	•	•	1 1 1 3	2 2 2 2 4	E E E C	13 9 1 1 6,9,11
PROGRAM STATUS	STPL CPS {U PPS {U L TPS {U L	Store program status lower in memory Clear program status, upper, masked Clear program status, lower, masked Preset program status, upper, masked Preset program status, lower, masked Test program status, upper, masked		11 74 75 76 77 B4			•	•	•	•	•	•	•	3 2 2 2 2 2 2	4 3 3 3 3 3	C El El El El	6,11 13 9 13 9 4
	IFS \L	Test program status, lower, masked		B5			•							2	3	EI	4

NOTES

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative. 2. Condition code (CC1, CC0): 01 if RO > r, 00 if RO = r, 10 if RO < r. 3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V.

4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits

are 1s. 5. Index register must be register 3 or 3'.


6. Requires two additional cycles if indirection is specified.

Requires two additional cycles if indirection is specified and branch is taken.
 Specify CC = 11 for unconditional branch.
 RS, WC and COM bits in PSW are also affected.

10. CC assumes number in register is a binary number.

1. 2650B, 2650B-1 only.
 12. For 2650B, 2650B-1, execution requires one cycle.
 13. For 2650, 2650B-1, UFI and UF2 in PSU are also affected.

2650 SERIES



signetics

183

2650 SERIES

ABSOLUTE MAXIMUM RATINGS1

	PARAMETER	RATING
TA	Operating temperature	0°C to 70°C
TSTG	Storage temperature	-65°C to +150°C
PD	Package power dissipation ²	1.6W
_	All input, output, and supply	-0.5V to +6V
	voltages with respect to GND ³	

DC ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$.

				LIMITS			
	PARAMETER	TEST CONDITIONS	Min	Min Typ		UNIT	
IIL ILOH ILOL	Current Input load Output high leakage Output low leakage	$V_{IN} = 0$ to 5.25V ADREN, DBUSEN = 2.2V $V_{OUT} = 4V$ ADREN, DBUSEN = 2.2V $V_{OUT} = 0.45V$			10 10 10	μΑ	
V _{IH} V _{IL}	Voltage levels Input high Input low		2.2 -0.5		V _{CC} 0.8	v	
V _{OH} V _{OL}	Output high Output low	$I_{OH} = -100\mu A$ $I_{OL} = 1.6ma$	2.4 0		0.45		
ICC	Power supply current	$V_{CC} = 5.25V T_{A} = 0^{\circ}C$			150	mA	
C _{IN} C _{OUT}	Capacitance Input Output	V _{IN} = 0V V _{OUT} = 0V			10 10	pF	

NOTES

 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation sections of this specification is not implied.

 For operating at elevated temperatures the device must be derated based on +150°C maximum junction temperature and thermal resistance of 50°C/W junction to ambient (40 pin IW package).

3. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. However, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.

AC CHARACTERISTICS T_{A} = 0°C to +70°C, V_{CC} = 5V \pm 5%


PARAMETER		LIM	ITS	
	PARAMETER	Min	Max	UNIT
tAS	Address stable	50		ns
TVD	3-State enable delay time (2650A, A-1)		250	ns
TVTD	3-State disable delay time (2650A, A-1)		150	ns
^t EBD	Enable to bus delay (2650B, B-1)		180	ns
^t EOD	Enable to OPREQ ⁷ (2650B, B-1)		230	ns
tDS	Data out stable	50		ns
^t DIH	Data in hold	0		ns
^t DIA	Data in access time (2650A-1, B-1) (2650A, B)	t _{CP} + t _{CL} - 200 t _{CP} + t _{CL} - 300		ns
tСН	Clock high phase (2650A-1, B-1) (2650A, B)	250 400		ns
tCL	Clock low phase (2650A-1, B-1) (2650A, B)	250 400		ns
tCP	Clock period (2650A-1, B-1) (2650A, B)	500 800		ns
^t PC	Processor cycle time ⁶ (2650A-1, B-1) (2650A, B)	1500 2400		ns
tOR	OPREQ pulse width ⁶	t _{CP} + t _{CL} - 50	t _{CP} + t _{CL} + 75	ns
^t COR	Clock to OPREQ time (2650A-1, B-1) (2650A, B)	50 50	200 300	ns
^t OAD	OPACK delay time (2650A-1, B-1) (2650A, B)		t _{CP} - 250 t _{CP} - 350	ns
^t OAH	OPACK hold time	tCP		ns
tcss	Control signal stable	50		ns
tWPD	Write pulse delay	t _{CH} - 50	tCH + 100	ns
twpw	Write pulse width ⁶	t _{CL} – 50	t _{CL} + 75	ns
^t IRH	INTREQ hold time	0		ns
^t PSE	Pause delay		tCP	ns
^t RST	Reset width	3t _{CP}		
tOCD	t _O to CYLAST delay (2650B, B-1)		450	ns


NOTES

1. Input levels swing between 0.80 and 2.2 volts. 2. Input signal transition times are 20ns.

3. Timing reference level is 1.5 volts.

Timing reference level is 1.5 volts.
 Output load is -100µA at 100pF and 1 TTL load.
 Processor cycle time consists of three clock periods.
 These values assume that OPACK is returned in time to not cause the processor to idle. Otherwise, the specified maximum will increase by an integral number of clock cycles.
 t_{EOD} is bounded by t_{EBD} + 10ns ≤ t_{EOD} ≤ t_{EBD} + 50ns.







signetics

186

INTERRUPT TIMING t2 to t2 t1 t1 CLOCK -25 OPREQ . 25 22 R/W ______ -22 -25ovē ______2__ INTREQ . 22 - tcss tcss-INTAK -25 tDIA . **t**DIH 22 VALID DATA 25 INTERRUPT VECTOR Figure 5





signetics

187

2650 SERIES

2650 SERIES







Figure 9


2650 SERIES













2650 SERIES

PHILIPS

Manufacturer reserves the right to make design and process changes and improvements.

DESCRIPTION

The 2650A, A-1, B and B-1 are additional members of the Signetics family of 8 bit, NMOS microprocessors.

The 2650A is a functional equivalent of the 2650 with a new mask design which provides improved device operating margins.

The 2650A-1 is a high speed version of the 2650A.

The 2650B is a variation of the 2650A microprocessor. Features have been added to the original 2650A to make the 2650B more powerful and easier to use.

The 2650B-1 is a high speed version of the 2650B.


FEATURES

- Static 8 bit parallel NMOS microprocessor
- Single power supply of +5 volts
- TTL level single phase clock
- TLL compatible inputs and outputs
 Variable length instructions of 1, 2 or 3 bytes
- 32K byte addressing range
- Coding efficiency with multiple addressing modes
- Synchronous or asynchronous memory and I/O interface
- Interfaces directly with industry standard memories
- Single bit serial I/O path
- Seven 8 bit addressable general purpose registers
- Vectored interrupt
- Subroutine return address stack

ORDERING CODE (All Device Types Operate Over 0°C to 70°C Temperature Range)

PACKAGES	CYCLE TIME							
FACKAGES	1.5µs	2.4µs						
Ceramic DIP	2650A-1I • 2650B-1I	2650AI • 2650BI						
Plastic DIP	2650A-1N • 2650B-1N	2650AN • 2650BN						


PIN CONFIGURATION




1. |

1. For 2650B and 2650B-1 pin 15 is $\overline{\text{BEN}}$ and pin 25 is CYLAST

Sinnetics





2650 SERIES

PIN DESIGNATION

MNEMONIC NUMBER NAME		NAME	TYPE	FUNCTION
ADR0-ADR12	14-2	Address lines	0	Low order memory address lines for instruction or operand fetch. ADRO is the least significant bit and ADR12 is the most significant bit. ADRO through ADR7 are also used as the I/O device address for extended I/O instructions.
ADR13-E/NE	19	Address 13- Extended/Non extended	0	Low order memory page address line during memory reference instructions. For I/O instructions this line discriminates between extended and non-extended I/O instructions.
ADR14-D/C	18	Address 14- Data / Control	0	High order memory page address line during memory reference instructions. It also serves as the I/O device address for non-extended I/O instructions.
ADREN	15	Address enable (2650A, 2650A-1)	1	Active low input allowing 3-state control of the address bus ADR0- ADR12.
BEN	15	Bus enable (2650B, 2650B-1)		Active low input allowing 3-state control of the address bus ADR0 through ADR14, data bus DBUS0 through DBUS7, WRP, \overline{R}/W , M/\overline{IO} and OPREQ.
DBUSO-DBUS7	33-26	Data bus	1/0	These lines provide communication between the CPU, Memory, and I/O devices for instruction and data transfers.
DBUSEN	25	Data bus enable (2650A, 265A-1)	-	This active low input allows tri-state control of the data bus.
CYLAST	25	Cycle last (2650B, 2650B-1)	0	Active high output indicates that the associated machine cycle is the last cycle of the instruction currently being executed.
OPREQ	24	Operation request	0	Indicates to external devices that all address, data and control information is valid.
OPACK	36	Operation acknowledge	1	Active low input indicating completion of an external operation. This allows asynchronous functioning of external devices.
M/IO	20	Memory/input-output	0	Indicates whether the current operation references memory or I/O.
R/W	23	Read / Write	0	Indicates a read or a write operation.
WRP	22	Write pulse	0	This is a timing signal from the 2650 that provides a positive-going pulse during each requested write operation (memory or I/O) and a high level during read operations.
SENSE	1	Sense	I	The sense bit in the PSU reflects the logic state of the sense input to the processor at pin # 1.
FLAG	40	Flag	0	The flag bit in the PSU is tied to a latch that drives the flag output at pin #40.
INTREQ	17	Interrupt request	1	This active low input line indicates to the processor that an external device is requesting service. The processor will recognize this sig- nal at the end of the current instruction if the interrupt inhibit status bit is zero.
INTACK	34	Interrupt acknowledge	0	This line indicates that the 2650 is ready to receive the interrupt vector (relative address byte) from the interrupting device.
PAUSE	37	Pause	1	This active low input is used to suspend processor operation at the end of the current instruction.
RUN/WAIT	35	Run / Wait	0	This output is a processor status indicator. During normal operation this line is high. If the processor is halted either by executing a halt instruction or by a low input on the pause line, the run/wait line will go low.
RESET	16	Reset	T	Resets the instruction address register to zero. Clears interrupt inhibit (2650A). Sets interrupt inhibit (2650B).
CLOCK	38	Clock	1	A positive going pulse train that determines the instruction execution time.
Vcc	39	+5V	1	+5V power
GND	21	GND	1	Ground

2650 SERIES

accessed. The operand address register

stores operand addresses and sometimes

contains intermediate results during effec-

The return address stack (RAS) is a last in,

first out (LIFO) storage which receives the

return address whenever a branch-to-sub-

routine instruction is executed. When a re-

turn instruction is executed, the RAS pro-

vides the last return address for the

processor's IAR. The stack contains eight

levels of storage so that subroutines may be

nested up to eight levels deep. The stack

pointer is a three bit wraparound counter

that indicates the next available level in the stack. It always points to the current ad-

The program status word (PSW) is a major

feature of the 2650 which greatly increases

its flexibility and processing power. The

PSW is a special purpose register within the

processor that contains status and control

It is divided into two bytes called the pro-

gram status upper (PSU) and program sta-

tus lower (PSL). The PSW bits may be test-

ed, loaded, stored, preset, or cleared using the instructions which affect the PSW. The

bits are utilized as shown in table 1.

PROGRAM STATUS WORD

tive address calculations.

dress.

bits

MICROPROCESSOR

FUNCTIONAL DESCRIPTION

The 2650 series processors are general purpose, single chip, fixed instruction set, parallel 8-bit binary processors. A general purpose processor can perform any data manipulations through execution of a stored sequence of machine instructions. The processor has been designed to closely resemble conventional binary computers, but executes variable length instructions of one to three bytes in length.

The 2650 series contains a total of seven general purpose registers, each eight bits long. They may be used as source or destination for arithmetic operations, as index registers, and for I/O transfers.

The processor can address up to 32,768 bytes of memory in four pages of 8,192 bytes each. The processor instructions are one, two, or three bytes long, depending on the instruction. Variable length instructions tend to conserve memory space since a one-or-two byte instruction may often be used rather than a three byte instruction. The first byte of each instruction always specifies the operation to be performed and the addressing mode to be used. Most instructions use six of the first eight bits for this purpose, with the remaining two bits forming the register field. Some instructions use the full eight bits as an operation code.

The data bus and address signals are tristate to provide convenience in system design. Memory and I/O interface signals are asynchronous so that direct memory access (DMA) and multiprocessor operations are easy to implement.

The block diagram for the 2650 series (figure 1) shows the major internal components and the data paths that interconnect them. In order for the processor to execute an instruction, it performs the following general steps:

- 1. The instruction address register provides an address for memory.
- 2. The first byte of an instruction is fetched from memory and stored in the instruction register.
- 3. The instruction register (IR) is decoded to determine the type of instruction and the addressing mode.
- 4. If an operand from memory is required, the operand address is resolved and loaded into the operand address register.
- 5. The operand is fetched from memory and the operation is executed.
- 6. The first byte of the next instruction is fetched.

The instruction register holds the first byte of each instruction and directs the subsequent operations required to execute each instruction. The IR contents are decoded and used in conjunction with the timing information to control the activation and sequencing of all the other elements on the chip. The holding register is used in some multiple-byte instructions to contain further instruction information and partial absolute addrasaa

The arithmetic logic unit (ALU) is used to perform all of the data manipulation operations, including load, store, add, subtract, AND, inclusive OR, exclusive OR, compare, rotate, increment and decrement. It contains and controls the carry bit, the overflow bit, the interdigit carry and the condition code register.

The register stack contains six registers that are organized into two banks of three registers each. The register select bit picks one of the two banks to be accessed by instructions. In order to accommodate the register-to register instructions, register zero (R0) is outside the array. Thus, register zero is always available along with one set of three registers.

The address adder is used to increment the instruction address and to calculate relative and indexed addresses

The instruction address register holds the address of the next instruction byte to be

Table 1 PROGRAM STATUS WORD

PSU0,1,2	SP	Pointer for the return address stack.
PSU3,4	UF 1,2	Setable testable user flags in 2650B, B-1. In 2650A, A-1, these bits are always zero.
PSU5	II	Used to inhibit recognition of additional Interrupts.
PSU6	F	Flag is a latch directly driving the flag output.
PSU7	S	Sense equals the state of the sense input.
PSL0	C	Carry stores any carry from the high-order bit of ALU.
PSL1	СОМ	Compare determines if a logical or arithmetic comparison is to be made.
PSL2	OVF	Overflow is set if a two's complement overflow occurs.
PSL3	wc	With carry determines if the carry is used in arithmetic and rotate instructions.
PSL4	RS	Register select identifies which bank of 3 GP registers is being used.
PSL5	IDC	Inter digit carry stores the bit-3 to bit-4 carry in arithmetic operations.
PSL6,7	CC	Condition code is affected by compare, test and arithmetic instructions.

DCI

7					2	1	0
S	F	11	UF1	UF2	SP2	SP1	SPO

Sense S F

- Flag
- Interrupt inhibit 11 UF1 User flag 1
- UF2 User flag 2
- SP2 Stack pointer two
- Stack pointer one SP1
- SPO Stack pointer zero

FOL		NEAR &	1.1				
7	6	5	4	3	2	1	0
CC1	cco	IDC	RS	wc	OVF	СОМ	С
	CC1	Co	nditio	on co	de one	,	
	CCO	Co	nditio	on co	de zer	0	
	IDC	Inte	erdig	it car	ry		
	RS	Reg	giste	r ban	k sele	ct	

- WC With/without carry
- OVF Overflow
- COM Logical arithmetic compare Carry/borrow
- Signetics

INPUT/OUTPUT INTERFACE

The 2650 series microprocessor has a set of versatile I/O instructions and can perform I/O operations in a variety of ways. One-and two-byte I/O instructions are provided, as well as a special single-bit I/O facility. The I/O modes provided by the 2650 are designated as data, control, and extended I/O.

Data or control I/O instructions, also called non-extended I/O instructions, are one byte long. Any general purpose register can be used as the source or destination. A special control line indicates if either a data or control instruction is being executed.

Extended I/O is a two-byte read or write instruction. Execution of an extended I/O instruction will cause an 8-bit address, taken from the second byte of the instruction, to be placed on the low order eight address lines. The data, which can originate or terminate with any general purpose register, is placed on the data bus. This type of I/O can be used to simultaneously select a device and send data to it.

Memory reference instructions that address data outside of physical memory may also be used for I/O operations. When an instruction is executed, the address may be decoded by the I/O device rather than memory.

MEMORY INTERFACE

The memory interface consists of the address bus, the 8-bit data bus and several signals that operate in an interlocked or handshaking mode.

The write pulse signal is designed to be used as a memory strobe signal for any memory type. It has been particularly optimized to be used as the chip enable or read/write signal.

INTERRUPT HANDLING CAPABILITY

The 2650 series has a single level hardware vectored interrupt capability. When an interrupt occurs, the processor finishes the current instruction and sets the interrupt inhibit bit in the PSW. The processor then executes a branch to subroutine relative to location zero (ZBSR) instruction and sends out interrupt acknowledge and operation request signals. On receipt of the INTACK signal, the interrupting device inputs an 8-bit address, the interrupt vector, on the data bus. The relative and relative indirect addressing modes combined with this 8-bit address allow interrupt service routines to begin at any addressable memory location.

INSTRUCTION SET

It may be seen from examination of the 2650 instruction set that there are many powerful instructions which are all easily understood and are typical of larger computers. There are one-, two-, and three-byte instructions as a result of the multiplicity of addressing modes. See table 2 for a complete listing and figure 2 for instruction formats. Automatic incrementing or decrementing of an index register is available in the arithmetic indexed instructions. All of the branch instructions except indexed branching can be conditional.

2650 SERIES

Register-to-register instructions are one byte; register-to-storage instructions are two or three bytes long. The two-byte register-to-memory instructions are either immediate or relative addressing types.

SUMMARY OF DIFFERENCES BETWEEN 2650A/2650A-1 AND 2650B/2650B-1

1. Pin out: 2650B and 2650A differ in two pin functions. In the 2650B, pin 15 becomes bus enable and pin 25 becomes cycle last.

2. Program status word upper: PSU bits 3 and 4 are setable, testable user flags in the 2650B/B-1. These bits are always zero in the 2650A/A-1.

3. Instruction set: Two instructions have been added to the 2650B/B-1 to facilitate saving and restoring the program status lower during interrupt processing. These are: LDPL-Load program status lower from memory, and STPL-Store program status lower from memory.

4. Instruction execution time: Certain Z-format instructions in the 2650B/B-1 execute in 1 cycle rather than 2. These are: LODZ, SUBZ, COMZ, STRZ, IORZ, ANDZ, ADDZ and EORZ.

2650 SERIES

Table 2 INSTRUCTION SET SUMMARY

	MNE- MONIC		DESCRIPTION OF OPERATION			r CO												NOTE
	MON	IC	DESCRIPTION OF OPENATION	3	2	1	0	cc	IDC	с	OVF	SP		F	BYTES	CYCLES	FORMAT (Figure 2)	None
	Section.	(Z	Load register zero	03	02	01		•							1	2	Z	1,12
u	LOD	11	Load immediate	07	06	05	04	•							2	2	I.	1
5	LOD	R	Load relative	OB	OA	09	08	•				S. Jul	1	1.53	2	3	R	1,6
0		A	Load absolute	OF	0E	OD	00	•					13.3		3	- 4	Α	6
LUAU / SI URE		(Z	Store register zero	C3	C2	C1	_	•	1.1.1.2						1	2	Z	1,12
	STR	{R	Store relative	СВ	CA	C9	C8	1	14						2	3	R	6
-		(A)	Store absolute	CF	CE	CD	cc								3	4	А	6
+		(Z	Add to register zero w/wo carry	83	82	81	80	•	•	•	•				1	2	z	1,12
	ADD	11	Add immediate w/wo carry	87	86	85	84	•	•	•	•		1.0		2	2	I	1
	ADD	R	Add relative w/wo carry	1000		89		•	•	•	•				2	3	R	1,6
2		1A	Add absolute w/wo carry	8F	8E	8D	8C	•	•	•	•				3	4	Α	1,6
ANITAMETICA		(^z	Subtract from register zero w/wo borrow	A3	A2	A1	A0	•	•	•	•				1	2	Z	1,12
	SUB	11	Subtract immediate w/wo borrow	A7	A6	A5	A4	•	•	•	•			140	2	2	1	1
		R	Subtract relative w/wo borrow	AB	AA	A9	A8	•	•	•	•				2	3	R	1,6
		(A)	Subtract absolute w/wo borrow	AF	AE	AD	AC	•	•	•	•		1		3	4	А	1,6
	DAR		Decimal adjust register	97	96	95	94	•							1	3	z	1,10
		(Z	AND to register zero		42		_	•			1.27				1	2	Z	1,12
	AND	1	AND immediate	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		45	44	•			1		1	18	2	2	1	1
-	-	R	AND relative			49	48	•	and the		-		-		2	3	R	1,6
			AND absolute			4D					1.15					4	A	1,6
1		(Z	Inclusive-OR to register zero			61									1	2	z	1,12
5	IOR	R	Inclusive-OR immediate Inclusive-OR relative	67		65	64		-		1				2	2	1	1
LOGICAL		LA	Inclusive-OR absolute	6F		69 6D	68		1		1.11	1			2	3 4	R	1,6
1		10.14				1000					1.10	1			231/0,134	A AND STANK	A	1,6
		(Z	Exclusive-OR to register zero	23		21	20				1993				1	2	Z	1,12
	EOR	{ R	Exclusive-OR immediate Exclusive-OR relative	27		25 29	1.1		243		1.8.3	1.25	PN.	123	2	2	I R	1
		l'a	Exclusive-OR absolute	••••••••••••••••••••••••••••••••••••		29 2D		•							3	4	A	1,6
		(Z	Compare to register zero	E3	E2	E1	EO	•				1.25			1	2	Z	2,12
			arithmetic/logical			15	1								1000			1.0
HAH	сом	!	Compare immediate arithmetic/ logical	E7	E6	E5	E4	•							2	2	1	3
≥ CC		R	Compare relative arithmetic/ logical	EB	EA	E9	E8	•							2	3	R	3,6
ROTATE/COMPARE		la.	Compare absolute arithmetic/ logical	EF	EE	ED	EC	•						1	3	4	A	3,6
5	RRR		Rotate register w/wo carry	53	52	51	50		•	•	•				1	2	z	1
-	RRL		Rotate register left w/wo carry	100			DO								1	2	z	1
			little register for in the ourly									-						

NOTES

4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits are 1s.

are 1s.
5. Index register must be register 3 or 3'.
6. Requires two additional cycles if indirection is specified.
7. Requires two additional cycles if indirection is specified and branch is taken.
8. Specify CC = 11 for unconditional branch.
9. RS, WC and COM bits in PSW are also affected.
10. CC assumes number in register is a binary number.
11. CSCR 26508 1 only.

11. 2650B, 2650B-1 only.

12. For 2650B, 2650B-1, execution requires one cycle.



2650 SERIES

Table 2 INSTRUCTION SET SUMMARY (Cont'd)

	MNE		DESCRIPTION OF OPERATION		T (1) (1)	COD r CC			. 1,	CH (1985)	V BIT	Page 14						NOTE
	MONI	IC	DESCRIPTION OF OPERATION	3	2	1	0	cc	IDC	С	OVF	SP	11	F	BYTES	CYCLES	FORMAT (Figure 2)	None
	BCT	{R	Branch on condition true relative		1A				1						2	3 3	R	7,8
		IA	Branch on condition true absolute			1D 99			1					1	2	3	BR	7,8
	BCF	$\left\{ \begin{array}{c} R \\ A \end{array} \right\}$	Branch on condition false relative Branch on condition false absolute			9D									3	3	B	7
F	BRN	R	Branch on register non-zero relative			59									2	3	R	7
BRANCH		(A	Branch on register non-zero absolute	5F	5E	5D	5C								3	3	В	7
	BIR	R	Branch on incrementing register relative			D9									2	3	R	7
		(A)	Branch on incrementing register absolute			DD									3	3	В	7
	BDR	R	Branch on decrementing register relative			F9									2	3	R	7
		(A)	Branch on decrementing register absolute		FE	FD	FC								3	3	В	7
	ZBRR		Zero branch relative, unconditional	9B								1.1.1.1.1.1		1.1	2	3	ER	6
	BXA		Branch indexed absolute, unconditional	9F	-		—								3	3	EB	5,6
	BST	(R	Branch to subroutine on con- dition true, relative	ЗВ	ЗА	39	38					•			2	3	R	7,8
	201	(A)	Branch to subroutine on con- dition true, absolute	ЗF	3E	ЗD	3C					•			3	3	В	7,8
NHU	BSF	R	Branch to subroutine on con- dition false, relative			B9						•			2	3	R	7
SUBHOU LINE BRANCH/HEI UKN			Branch to subroutine on con- dition false, absolute		4	BD						•			3	3	В	7
NAN	BSN	R	Branch to subroutine on non- zero register, relative			79						•			2	3	R .	7,8
			Branch to subroutine on non- zero register, absolute		7E	7D	70					•			3	3	В	7,8
Inor	ZBSR		Zero branch to subroutine relative, unconditional	BB	-										2	3	ER	6
SUBI	BSXA		Branch to subroutine, indexed, absolute unconditional	BF	-	-	-						3		3	3	EB	5,6
	RET	{C E	Return from subroutine, conditional Return from subroutine and enable interrupt, conditional	1.		15 35						•	•		1	3	z z	8 8

NOTES

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative.

2. Condition code (CC1, CC0): 01 if R0 > r, 00 if R0 = r, 10 if R0 < r. 3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V.

4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits are 1s. 5. Index register must be register 3 or 3'.

Requires two additional cycles if indirection is specified.
 Requires two additional cycles if indirection is specified and branch is taken.
 Specify CC = 11 for unconditional branch.

9. RS, WC and COM bits in PSW are also affected.

- CC assumes number in register is a binary number.
 2650B, 2650B-1 only.
 For 2650B, 2650B-1, execution requires one cycle.

2650 SERIES

7

Table 2 INSTRUCTION SET SUMMARY (Cont'd)

	MNE- MONIC	DESCRIPTION OF OPERATION	10.000		ODI CC					BIT	- 10 M						NOTE
	MONIC	DESCRIPTION OF OPERATION	3	2	1	0	сс	IDC	с	OVF	SP		F	BYTES	CYCLES	FORMAT (Figure 2)	
E	WRTD	Write data	F3	F2	F1	FO								1	2	Z	-
/OUTPUT	REDD	Read data	73	72	71	70	•	1						1	2	Z	1
5	WRTC	Write control	B 3	B 2	B1	BO	and the			112				1	2	Z	12.000
0	REDC	Read control	33	32	31	30	•			12.3				1	2	Z	1
5	WRTE	Write extended	D7	D6	D5	D4		(hand)		1				2	3 ·	1	
INPUT	REDE	Read extended	57	56	55	54	•							2	3	I	1
	HALT	Halt, enter wait state	-	_	_	40								1	1	E	a second
MISC.	NOP	No operation	-	-	-	CO					11-49			1	2	E	
ĨW	тмі	Test under mask immediate	F7	F6	F5	F4	•							2	3	L É	4
	LPS {U	Load program status, upper		92						1	•	•	•	1	2	E	13
		Load program status, lower		93			•	•	•	•	1.00			1	2	Е	9
	SPS {U	Store program status, upper		12			•				1.25			1	2	E	1
		Store program status, lower		13			•			1266	1.34			1	2	E	1
SN	LDPL	Load program status lower from memory		10			•	•	•	•				3	4	С	6,9,11
STATUS	STPL	Store program status lower in memory		11						16253				3	4	С	6,11
N	CPS {U	Clear program status, upper, masked	13.45	74							•	•	•	2	3	EI	13
R	CPS {L	Clear program status, lower, masked		75				•	•	•			199	2	3	EI	9
PROGRAM		Preset program status, upper, masked		76							•	•	•	2	3	EI	13
	l' (L	Preset program status, lower, masked		77			•	•	•	•				2	З	EI	9
	(U	Test program status, upper, masked		B4			•							2	3	EI	4
	TPS {	Test program status, lower, masked	-	B 5			•			1.416	100			2	3	EI	4

NOTES

NOTES 1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative. 2. Condition code (CC1, CC0): 01 if RO > r, 00 if RO = r, 10 if RO < r. 3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V. 4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits

are 1s. 5. Index register must be register 3 or 3'.

6. Requires two additional cycles if indirection is specified.

7. Requires two additional cycles if indirection is specified and branch is taken.


8. Specify CC = 11 for unconditional branch.

9. RS, WC and COM bits in PSW are also affected.

CC assumes number in register is a binary number.
 2650B, 2650B-1 only.
 For 2650B, 2650B-1, execution requires one cycle.
 For 2650, 2650B-1, UFI and UF2 in PSU are also affected.

8

2650 SERIES



2650 SERIES

ABSOLUTE MAXIMUM RATINGS1

	PARAMETER	RATING
TA	Operating temperature	0°C to 70°C
TSTG	Storage temperature	-65°C to +150°C
PD	Package power dissipation ²	1.6W
	All input, output, and supply voltages with respect to GND ³	-0.5V to +6V

DC ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$.

				LIMITS			
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT	
IL ILOH ILOL	Current Input load Output high leakage Output low leakage	V _{IN} = 0 to 5.25V ADREN, DBUSEN = 2.2V V _{OUT} = 4V ADREN, DBUSEN = 2.2V V _{OUT} = 0.45V	- 1		10 10 10	μΑ	
VIH VIL	Voltage levels Input high Input low		2.2 0.5		V _{CC} 0.8	v	
V _{OH} V _{OL}	Output high Output low	$I_{OH} = -100\mu A$ $I_{OL} = 1.6ma$	2.4 0		0.45		
lcc	Power supply current	$V_{CC} = 5.25 V T_{A} = 0^{\circ} C$			150	mA	
C _{IN} COUT	Capacitance Input Output	V _{IN} = 0V V _{OUT} = 0V			10 10	pF	

NOTES

 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation sections of this specification is not implied.
 For operating at elevated temperatures the device must be derated based on +150°C

 For operating at elevated temperatures the device must be derated based on +150°C maximum junction temperature and thermal resistance of 50°C/W junction to ambient (40 pin IW package).

3. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. However, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.

2650 SERIES

AC CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$

	DADAMETER	LIM	ITS	UNIT	
A. Constant	PARAMETER	Min	Max	UNIT	
tAS	Addres's stable	50		ns	
TVD	3-State enable delay time (2650A, A-1)		250	ns	
tVTD	3-State disable delay time (2650A, A-1)		150	ns	
tEBD	Enable to bus delay (2650B, B-1)	1	180	ns	
tEOD	Enable to OPREQ ⁷ (2650B, B-1)		230	ns	
tDS	Data out stable	50		ns	
tDIH	Data in hold	0		ns	
^t DIA	Data in access time (2650A-1, B-1) (2650A, B)	t _{CP} + t _{CL} - 200 t _{CP} + t _{CL} - 300		ns	
^t CH	Clock high phase (2650A-1, B-1) (2650A, B)	250 400		ns	
tCL	Clock low phase (2650A-1, B-1) (2650A, B)	250 400		ns	
tCP	Clock period (2650A-1, B-1) (2650A, B)	500 800		ns	
tPC	Processor cycle time ⁶ (2650A-1, B-1) (2650A, B)	1500 2400		ns	
tOR	OPREQ pulse width ⁶	t _{CP} + t _{CL} - 50	t _{CP} + t _{CL} + 75	ns	
tCOR	Clock to OPREQ time (2650A-1, B-1) (2650A, B)	50 50	200 300	ns	
tOAD	OPACK delay time (2650A-1, B-1) (2650A, B)		t _{CP} - 250 t _{CP} - 350	ns	
tOAH	OPACK hold time	· t _{CP}	. Aller and a	ns	
tcss	Control signal stable	50		ns	
tWPD	Write pulse delay	t _{CH} - 50	t _{CH} + 100	ns	
tWPW	Write pulse width ⁶	t _{CL} - 50	t _{CL} + 75	ns	
tIRH	INTREQ hold time	0		ns	
TPSE	Pause delay		tCP	ns	
tRST	Reset width	3tCP			
tOCD	to CYLAST delay (2650B, B-1)	1	450	ns	

NOTES

1. Input levels swing between 0.80 and 2.2 volts.

2. Input signal transition times are 20ns.

3. Timing reference level is 1.5 volts.

 Output load is - 100µA at 100pF and 1 TTL load.
 Processor cycle time consists of three clock periods.
 These values assume that OPACK is returned in time to not cause the processor to idle. $\begin{array}{l} \label{eq:constraint} \mbox{Otherwise, the specified maximum will increase by an integral number of clock cycles.} \\ \mbox{7. } t_{EOD} \mbox{ is bounded by } t_{EBD} + 10 \mbox{ns} \leq t_{EOD} \leq t_{EBD} + 50 \mbox{ns}. \end{array}$



READ TIMING tCP - tCH - TCL слоск L t1 to t2 - tor tCOR OPREQ . - tas tAS A0-A14 tcss -- tcss M/IO - tcss tcss -R/W - tDIA -VALID DATA DATA IN - tOAH -- tOAD -OPACK 1 Figure 3 WRITE TIMING





Figure 4

signetics


11


2650 SERIES

2650 SERIES





2650 SERIES





2650 SERIES






signetics

.


14



Electronic components and materials

for professional, industrial and consumer uses

from the world-wide Philips Group of Companies



Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478. Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 427 08 88. Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11. Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel. 523 00 00. Brazil: IBRAPE, Caixa Postal 7383, Av. Brigadeiro Fari Alima, 1735 SAO PAULO, SP, Tel. (011) 211-2600. Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161. Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01. Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600. Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22. Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71. France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99. Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1. Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311. Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. NT 24 51 21. India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5. Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, JI. Jen. Gatot Subroto, P.O. Box 220, JAKARTA, Tel. 44 163. Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55. Italy: PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994. Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611. (IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521. Korea: PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 794-4202. Malaysia: PHILIPS MALAYSIA SDN. BERHAD, Lot 2, Jalan 222, Section 14, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 77 44 11. Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 533-11-80. Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, 5600 PD EINDHOVEN, Tel. (040) 79 33 33. New Zealand: PHILIPS ELECTRICAL IND. LTD., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119. Norway: NORSK A/S PHILIPS, Electronica, Sørkedalsveien 6, OSLO 3, Tel. 46 38 90. Peru: CADESA, Rocca de Vergallo 247, LIMA 17, Tel. 62 85 99. Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59. Portugal: PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21. Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., P.O.B. 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11. South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701. Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12. Sweden: A.B. ELCOMA, Lidingövägen 50, S-115 84 STOCKHOLM 27, Tel. 08/67 97 80. Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01/43 22 11. Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5. Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9. Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10. United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633. United States: (Active devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000. (Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000. (IC Products) SIGNETICS CORPORATION, 811 East Argues Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700. Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 94321. Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 36 05 11.

A12

© 1979N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.

Page: 1

Conditional branches of 2650.

BRANCH:	CC:	00	01	10	11
BCTR EQ		Y	N	N	Ν
BCTR GT		N	Y	N	N
BCTR LT		N	N	Y	N
BCTR UN		Y	Υ	Y	Y
BCFR EQ		N	Y	Y	Y
BCFR GT		Y	N	Y	Y
BCFR LT		Y	Y	N	Y
		-	-	-	

Interrupt return routine, restoring CC correctly, without using ram.

RETIN	LODA LPSL	RØ	SAVPSL	;
	BCTR	EQ	RETINC	9
	BCTR	GT	RETINB	;
	BCTR	LT	RETINA	į
	LODA	RØ	SAVRØ	;
	PPSL		11000000B	5
	RETE	UN		;
;				
RETINA	LODA	RØ	SAVRØ	5
	COMZ	RØ		3
	PPSL		1000000B	;
	RETE	UN		5
;				
RETINB	LODA	RØ	SAVR0	5
	COMZ	RØ		;
	PPSL		01000000B	5
	RETE	UN		;
;				
RETINC	LODA	RØ	SAVRØ	;
	COMZ	RØ		5
	RETE	UN		5

5

BRANCH A second second second 441T39 A00 I COM2

PETINC

团