# ADDRESS AND DATA BUS <br> INTERFACING TECHNIQUES MP53 

AN APPLICATION MEMO

## 2650 MICROPROCESSOR

APPLICATIONS MEMO

## 1. INTRODUCTION

The Signetics 2650 Microprocessor has a 15 -bit address bus and an 8 -bit bi-directional data bus. The address bus allows a maximum of 32 K words of memory. The drive capability of the 2650 address and data busses limits the number of chips that can be connected to the system. If the system load exceeds the 2650 drive capability, buffer circuits must be added.

This applications memo provides several examples of interfacing the 2650 address and data busses with ROMs and RAMs such as the 2608, 2606, and 2602. Examples are included for both small and large systems.

## 2. SMALL SYSTEMS WITHOUT BUFFERING

## Address Bus Loading

All 2650 output signals are TTL-compatible. Each output can source $100 \mu \mathrm{~A}$ at 2.4 V minimum and sink 1.6 mA at 0.45 V maximum. The 2650 inputs require a load current of only $10 \mu \mathrm{~A}$ regardless of the logic level on the input.

The 2608, 2606, 2604, and 2602 MOS ROMs and RAMs all require an input current of $10 \mu \mathrm{~A}$. This means that, based on d-c loading considerations, a maximum of ten inputs of this type can be driven from one 2650 address output without the use of buffering.

TABLE I
TYPICAL 2650 MEMORY CONFIGURATIONS WITHOUT BUFFERING

| Number of Chips Connected <br> to One Address Output | Memory Capacity |
| :--- | :--- |
| Eight 2606 RAMs $(256 \times 4)$ | 1K byte RAM; <br> 2 K bytes ROM |
| Two 2608 ROMs $(1024 \times 8)$ | 1K byte RAM; <br> $2 K$ <br> Eytes ROM |
| Eight 2602 RAMs $(1024 \times 1)$ |  |
| Two 2608 ROMs $(1024 \times 8)$ |  |

[^0]
## Data Bus Loading with the 2606 RAM (256 x 4)

The bi-directional data bus of the 2606 RAM ( $256 \times 4$ ) makes this device ideally suited for use with the 2650 Microprocessor. The maximum number of input/output connections can be calculated from the diagram shown in Figure 1.


FIGURE 1 The 2606 RAM with the 2650

In Figure 1, n 2606 memory chips are driven by the 2650. The 2606 memory chips load the bus with a leakage current of $100 \mu \mathrm{~A}$ in the logic ZERO state and with $10 \mu \mathrm{~A}$ in the logic ONE state. When the data bus is driven to a logic " 1 " the required source current of the 2650 output will be:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{OH} 2650} & =(\mathrm{n}) \cdot \mathrm{I}_{\mathrm{BH}} 2606 \\
& =(\mathrm{n}) \cdot(10 \mu \mathrm{~A})
\end{aligned}
$$

where:

$$
\begin{aligned}
& \text { IBH2606 }=\text { output logic ONE leakage current of } \\
& \text { the } 2606 \text { RAM; }
\end{aligned}
$$

and

$$
\begin{aligned}
\mathrm{I} O H 2650= & \text { output logic } O N E \text { drive current of the } \\
& 2650 .
\end{aligned}
$$

From this equation we calculate $\mathrm{n}_{\text {max }}$ :

$$
n_{\max }=\frac{\mathrm{O} \mathrm{OH} 2650 \max }{10 \mu \mathrm{~A}}=\frac{100 \mu \mathrm{~A}}{10 \mu \mathrm{~A}}=10
$$

In the logic ZERO state, the output current required of the 2650 is:
$I_{\text {OL2650 }}=(n) \cdot I_{\text {BL2 }}$ (

$$
=(10) \cdot(100 \mu \mathrm{~A})=1000 \mu \mathrm{~A}
$$

where:
IBL2606 = output logic ZERO leakage current of the 2606 RAM;
and
IOL2650 = output logic ZERO drive current of the 2650 .

This is less than the maximum drive capability of 1.6 mA for the 2650.

When the 2606 drives the data bus, the logic ONE loading is the same as that seen by a 2650 driving a data bus (previously described as IOH2650). The logic ZERO load on the 2606 chip is:

$$
\begin{aligned}
\text { IOL2606 } & =(\mathrm{n}-1) \text { I BL2606 + ILOL2650 } \\
& =[(9) \cdot(100 \mu \mathrm{~A})]+10 \mu \mathrm{~A} \\
& =910 \mu \mathrm{~A}
\end{aligned}
$$

where:

$$
\begin{aligned}
& \text { ILOL2650 }=\text { output logic ZERO leakage current } \\
& \text { of the } 2650 .
\end{aligned}
$$

This is below the 1.9 mA sink current capability of the 2606 . It can thus be concluded that when using MOS RAMs or ROMs with the 2650, the number $n$ is normally limited by the maximum output logic ONE current of the driving device.

## Data Bus Loading with the 2602 RAM

In contrast to the 2606, the 2602 RAM ( $1024 \times 1$ ) has separate input and output data paths. The data output for this device is switched to tri-state with the chip enable input. For bi-directional data transfers, however, the data output signal must be disabled during the write mode to avoid a drive conflict between the 2650 and the RAM. This is done by inserting a tri-state buffer into the data-out line as shown in Figure 2. The buffers are only enabled when OPREQ is a "HIGH", $\overline{\mathrm{R}} / \mathrm{W}$ (the READ/WRITE control line from the 2650) is a "LOW", and the RAM is selected for access.


FIGURE 2 The 2602 RAM with the 2650

## A-C Loading Considerations

The 2650 address bus, data bus, and control lines will drive a 100 pF capacitive load and one standard TTL load. The capacitive loading calculations must include the 2650 output capacitance and the external wiring capacitance. The 2606 presents a 10 pF capacitive load to the data bus and a 7 pF load to all other inputs. The number ( n ) of 2606 RAMs that can be driven directly by the 2650 is given by the following equations:
 or where:

COUT2650 $=$ Output capacitance for the 2650

$$
=10 \mathrm{pF}
$$

$C_{\text {WIRING }}=$ Wiring capacitance

$$
=10 \mathrm{pF}
$$

CIN2606 = Load capacitance for the 2606 address bus

$$
=7 \mathrm{pF}
$$

COUT2606 $=$ Load capacitance for the 2606 data bus

$$
=10 \mathrm{pF}
$$

$$
\text { CLOAD }=100 \mathrm{pF}
$$

therefore:

$$
\begin{array}{ll}
n_{a} & =\frac{80 \mathrm{pF}}{7 \mathrm{pF}} \cong 11 \text { address bus loads } \\
n_{d} & =\frac{80 \mathrm{pF}}{10 \mathrm{pF}} \cong 8 \text { data bus loads }
\end{array}
$$

The 2606 is a 256 -location by 4 -bit RAM and requires two chips for each 256 bytes. As seen from the above calcula-
tions, the 2650 will drive eleven 2606s ( $n_{\mathrm{a}}$ ), or five pairs ( $\mathrm{n}_{\mathrm{a}} / 2$ ) of 2606s ( 1280 bytes) directly. Since this number is less than the number of $d$-c loads that the 2650 is capable of driving (10), it can be concluded that the a-c loading is the limitation for full-speed operation.

## Increasing Fan-Out by Pull-Up Resistor

The fan-out of the 2650 bus in the logic ONE state can be increased with a pull-up resistor. This increases the d-c fanout of the outputs in the logic ONE state by supplying supplementary drive current. This can be seen from the example shown in Figure 3.


FIGURE 3 Pull-up Resistors for Increased Fan-out

Logic ONE state IR

$$
=\frac{V_{C C \min }-V_{O H} \max 2650}{R}=
$$

$$
\left[(\mathrm{n}) \cdot I_{\mathrm{BH}} 2606\right]-\mathrm{I}_{\mathrm{OH} 2650}
$$

Logic ZERO state $I_{R}=\frac{V_{C C m a x}-V_{\text {OLmin2650 }}}{R}=$
IOL2650-[(n) •IBL2606]
where:

$$
\begin{aligned}
V_{\text {CCmin }}= & 4.75 \text { volts } \\
V_{\text {CCmax }}= & 5.25 \text { volts } \\
V_{\text {OHmax } 2650}= & 2650 \text { maximum logic ONE output volt- } \\
& \text { age } \\
= & V_{\text {CC }}-0.5 \text { volts } \\
V_{\text {OLmin }} 2650= & 2650 \text { minimum logic ZERO output } \\
& \text { voltage } \\
= & 0 \text { volts } \\
I_{\text {BH } 2606=}= & \text { output logic ONE leakage current of } \\
& \text { the } 2606 \text { RAM } \\
= & 10 \mu \mathrm{~A}
\end{aligned}
$$

$$
\begin{aligned}
\text { IBL2606 } & =\text { output logic ZERO leakage current of } \\
& \text { the } 2606 \text { RAM } \\
& =100 \mu \mathrm{~A} \\
\mathrm{IOH} 2650 & =\text { output logic ONE current of the } 2650 \\
& =100 \mu \mathrm{~A} \\
\text { IOL2650 } & =\text { output logic ZERO current of the } 2650 \\
& =1.6 \mathrm{~mA}
\end{aligned}
$$

$\mathrm{n}=$ the number of 2606 type loads that can be driven by the 2650

From the above equations, $R$ can be calculated to be 17.5 K ohms. The number of 2606 loads ( n ) is calculated to be 12. Six pairs of 2606 chips can be driven when the pull-ups are added. These calculations are for d-c loading, and the a-c (capacitive) load limitations must still be considered.

$$
\begin{aligned}
\text { With } V_{C C \min }=4.5 \mathrm{~V} \text { and } V_{C C \max }=5.5 \mathrm{~V}: \begin{aligned}
& n \\
\mathrm{R} & =10 \\
& =9 \mathrm{~K} \Omega \\
\text { With } V_{\mathrm{CCmin}}=4.75 \mathrm{~V} \text { and } V_{\text {CCmax }}=5.25 \mathrm{~V}: n & =12 \\
R & =12 \mathrm{~K} \Omega
\end{aligned}
\end{aligned}
$$

## 3. LARGE BUFFERED SYSTEMS

In larger microcomputers it is necessary to increase the drive capability of the CPU by adding drivers to the outputs. A generalized 2650 microcomputer system using additional bus drivers is illustrated in Figure 4.


FIGURE 4 General-Purpose Microcomputer System

This system has a buffered address bus and a buffered data bus. To ensure minimal loading, buffers are also included between the memory and I/O ports. With this arrangement, the system can easily be expanded, and each additional device adds a single load to the shared bus.

In some cases, the configuration in Figure 4 can be simplified as shown in Figure 5. The memory and I/O ports are directly driven by the address driver and transceiver circuits.


FIGURE 5 Microprocessor with Buffered Address and Data Bus

## Address Driver

The address bus driver may be a non-inverting interface element of the 8 T family, such as the 8 T 95 or 8 T 97 shown in Figure 6.

The tri-state control inputs (DIS4 and DIS2) can be connected to ground if these buffers are always active. For DMA operations, the control inputs can be switched to a HIGH to disconnect the processor from the bus. These Schottky-TTL devices have typical propagation delays of 6 ns . (See Table III.)

Standard TTL buffers may be used to drive the address bus. If buffers with open-collector outputs or tri-state capability are used, DMA operations can be performed.

## Data Transceivers

The 2650 bi-directional data lines can be driven with the 8T26 (inverting) and 8T28 (non-inverting) transceivers (Figure 7).


FIGURE 68 T95 and 8T97 Hex Tri-State Buffers


FIGURE 7 Tri-State Quad Bus Transceivers

The driver can be enabled by the driver enable line ( $D / E$, active high). The receiver can be enabled by the receiver enable line ( $R / E$, active low). To drive the 2650 bidirectional data bus, the DIN and ROUT signals can be tied together to provide a bi-directional data path.

Figure 8 shows a typical application of the transceiver circuit for bi-directional data buffering. The 8T28 features a propagation delay of 20 ns with a 300 pF capacitive load.


FIGURE 8 Typical Application of the Transceiver Circuit

TABLE II
MOS RAMs - SURVEY OF D-C ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | $\begin{gathered} 2606 \\ (256 \times 4) \end{gathered}$ | $\begin{gathered} 2602 \\ (1024 \times 1) \end{gathered}$ | $\begin{gathered} 2604 \\ (4096 \times 1) \end{gathered}$ | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum input load current | IIL | 10 | 10 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
|  |  |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=+5 \mathrm{~V}$ |
| Maximum input LOW voltage | VIL | 0.65 | 0.65 | 0.6 | V |  |
| Minimum input HIGH voltage | VIH | 2.2 | 2.2 | 2.2 | V |  |
| Maximum output LOW voltage | VOL | 0.45 | 0.45 |  | V | $\mathrm{OL}=1.9 \mathrm{~mA}$ |
|  |  |  |  | 0.4 | V | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| Minimum output HIGH voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | 2.4 |  | V | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |
|  |  |  |  | 2.4 | V | $1 \mathrm{OH}=-2 \mathrm{~mA}$ |
| Maximum output HIGH leakage current | ${ }^{\prime} \mathrm{BH}$ | 10 | 10 | 10* | $\mu \mathrm{A}$ | $\overline{\mathrm{C}} \mathrm{E}=2.2 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| Maximum output LOW leakage current | ${ }^{\prime} \mathrm{BL}$ | -100 | -100 |  | $\mu \mathrm{A}$ | $\overline{\mathrm{C}} \mathrm{E}=2.2 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| Maximum input capacitance | CIN | 7 | 5 | 7 | pF | V IN $=0 \mathrm{~V}$ |
| Maximum bus input capacitance | COUT | 10 | 10 | 6 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| Common I/O |  | X |  |  |  |  |
| Separate I/O |  |  | X | X |  |  |

${ }^{*}$ Test conditions $\overline{\mathrm{C}} \mathrm{S}=2.2 \mathrm{~V}$; $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$

TABLE III
BUFFERS - SURVEY OF ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | 8709 <br> (quad) | 8T95/97 <br> (hex) | 8T96/98 (hex) | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inverting |  | X |  | X |  |  |
| Non-inverting |  |  | X |  |  |  |
| Maximum input LOW current | IILmax | -2 |  |  | mA | $\mathrm{V}_{1}=0.4 \mathrm{~V} ;$ DIS $=0.4 \mathrm{~V}$ |
|  |  |  | -0.4 | -0.4 | mA | $\mathrm{V}_{1}=0.5 \mathrm{~V} ;$ DIS $=0.5 \mathrm{~V}$ |
| Maximum input HIGH current | IIHmax | 40 |  |  | $\mu \mathrm{A}$ | $\mathrm{DIS}=4.5 \mathrm{~V}$ |
|  |  |  | 40 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |
| Maximum input LOW voltage | VILmax | 0.8 | 0.8 | 0.8 | V | $\mathrm{V}_{\text {CC }}=\mathrm{MIN} ; \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |
| Minimum input HIGH voltage | VIHmin | 2.0 | 2.0 | 2.0 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ; \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |
| Maximum output LOW voltage | VOLmax | 0.4 |  |  | V | $\mathrm{IOL}=40 \mathrm{~mA}$ |
|  |  |  | 0.5 | 0.5 | V | $\mathrm{IOL}=48 \mathrm{~mA}$ |
| Minimum output HIGH voltage | $\mathrm{V}_{\text {OHmin }}$ | 2.4 | 2.4 | 2.4 | V | $1 \mathrm{OH}=-5.2 \mathrm{~mA}$ |
| Maximum output leakage current HIGH | ${ }^{\text {I BH }}$ | 40 | 40 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |
| Maximum output leakage current LOW | ${ }^{\prime} \mathrm{BL}$ | -40 | -40* | -40* | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |
| Propagation delay (data to output) | ${ }^{\text {toN }}$ | $20^{* *}$ | $5^{* * *}$ | $5^{* * *}$ | ns |  |
|  | tof | 20 | 6 | 6 | ns |  |
| Propagation delay (disable to output) | High Z/0 | 22 | 12 | 12 | ns |  |
|  | High Z/1 | 22 | 10 | 10 | ns |  |

$$
\begin{aligned}
{ }^{*} \text { Test condition } \mathrm{V}_{\mathrm{O}} & =0.5 \mathrm{~V} \\
{ }^{* *} \text { Test condition } \mathrm{C}_{\mathrm{L}} & =300 \mathrm{pF} \\
{ }^{* *} \text { Test condition } \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF}
\end{aligned}
$$

TABLE IV
(P)ROMs - SURVEY OF D-C ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | $\begin{gathered} 2608 \\ (1024 \times 8) \end{gathered}$ | $\begin{aligned} & 82 S 114 \\ & (256 \times 8) \\ & 82 S 115 \\ & (512 \times 8) \end{aligned}$ | $\begin{aligned} & 82 S 130 \\ & (512 \times 4) \\ & 82 S 131 \\ & (512 \times 4) \end{aligned}$ | $\begin{aligned} & 82 S 126 \\ & (256 \times 4) \\ & 82 S 129 \\ & (256 \times 4) \end{aligned}$ | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum input load current | IIL | 10 |  |  |  | $\mu \mathrm{A}$ |  |
| Maximum input LOW current | IILmax | 10 | -100 | -100 | -100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |
| Maximum input HIGH current | IIHmax | 10 | 25 | 40 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| Maximum input LOW voltage | $V$ ILmax | 0.65 | 0.85 | . 85 | 0.85 | V |  |
| Minimum input HIGH voltage | $\mathrm{V}_{1} \mathrm{H}_{\text {min }}$ | 2.2 | 2.0 | 2.0 | 2.0 | V |  |
| Maximum output LOW voltage | VOLmax | 0.45 |  |  |  | V | $\mathrm{IOL}=1.6 \mathrm{~mA} \mathrm{(2608)}$ |
|  |  |  | 0.5 |  |  | V | $\begin{aligned} & \hline \mathrm{IOL}=9.6 \mathrm{~mA}(82 \mathrm{~S} 114, \\ & 82 \mathrm{~S} 115) \\ & \hline \end{aligned}$ |
|  |  |  |  | 0.45 | 0.5 | V | $\begin{aligned} & \mathrm{IOL}=16 \mathrm{~mA}(82 \mathrm{~S} 130, \\ & 82 \mathrm{~S} 131,82 \mathrm{~S} 126, \\ & 82 \mathrm{~S} 129) \end{aligned}$ |
| Minimum output HIGH voltage | VOHmin | 2.4 |  |  |  | V | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
|  |  |  | 2.7 |  |  | V | $1 \mathrm{OH}=-2 \mathrm{~mA}$ |
|  |  |  |  | 2.4 | 2.4 | V | $\mathrm{I}^{\mathrm{OH}}=-2.4 \mathrm{~mA}$ |
| Maximum output leakage current | ${ }^{1} \mathrm{BH}$ | 10* | 40 | 40 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} \text {; device }$ deselected |
| Maximum output leakage current L | ${ }^{\prime} \mathrm{BH}$ | $-10^{* *}$ | -40 | -40 | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$; device deselected |
| Maximum input capacitance | CIN | 7.5 | 5 | 5 | 5 | pF |  |
| Maximum output capacitance | Cout | 15 | 8 | 8 | 8 | pF |  |

[^1]
from the world-wide Philips Group of Companies

Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.
Australia: PHILIPS INDUSTRIES HOLDINGS LTD., EIcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 421261.
Austria: ÓSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 629111.
Belgium: M.B.L.E., 80 , rue des Deux Gares, B-1070 BRUXELLES, Tel 5230000.
Brazil: IBRAPE, Caixa Postal 7383, Av. Paulista 2073-S/Loja, SAO PAULO, SP, Tel. 287-7144.
Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.
Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-4001.
Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600600.
Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KOBENHAVN NV., Tel. (01) 691622.
Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, TeI. 17271.
France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.
Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.
Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915311.
Hong Kong: PHILIPS HONG KONG LTD., Comp. Dept., Philips Ind. Bldg., Kung Yip St., K.C.T.L. 289, KWAI CHUNG, N.T. Tel. 12-24 5121.
India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.
Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, JI. Jen. Gatot Subroto, JAKARTA, Tel. 44163.
Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 693355.
Italy: PHILIPS S.P.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.
Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.
(IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.
Korea: PHILIPS ELECTRONICS (KOREA) LTD., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 44-4202.
Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 5-33-11-80.
Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, NL-4510 EINDHOVEN, Tel. (040) 793333.
New Zealand: Philips Electrical Ind. Ltd., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867119.
Norway: ELECTRONICA A/S., Vitaminveien 11, P.O. Box 29, Grefsen, OSLO 4, Tel. (02) 150590.
Peru: CADESA, Jr. Ilo, No. 216, Apartado 10132, LIMA, TeI. 277317.
Philippines: ELDAC, Philips Industrial Dev. Inc., 2246 Pasong Tamo, MAKATI-RIZAL, Tel. 86-89-51 to 59.
Portugal PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 683121.
Singapore: PHILIPS SINGAPORE PTE LTD., Elcoma Div., POB 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 538811.
South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.
Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 3016312.
Sweden: A.B. ELCOMA, Lidingövägen 50, S-10 250 STOCKHOLM 27, Tel. 08/679780.
Switzerland: PHILIPS A.G., Elcoma Dept., Edenstrasse 20, CH-8027 ZÜRICH, Tel. 01/44 2211.
Taiwan: PHILIPS TAIWAN LTD., 3rd FI., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.
Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 435910.
United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.
United States: (Active devices \& Materials) AMPEREX SALES CORP., 230, Duffy Avenue, HICKSVILLE, N.Y. 11802, Tel. (516) 931-6200. (Passive devices) MEPCO /ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.
(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.
Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 94321.
Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, Apdo 1167, CARACAS, Tel. 360511.


[^0]:    If bipolar PROMs such as the 82 S 114 or 82 S 115 are used, fewer chips can be connected because of higher input current requirements.

[^1]:    *Test conditions $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$
    ** Test conditions $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$

